Technical Data
Document Number:MPC7448EC
Rev. 4, 3/2007
MPC7448
RISC MicroprocessorHardware Specifications
This document is primarily concerned with the MPC7448, which is targeted at networking and computing systems
applications. This document describes pertinent electrical and physical characteristics of the MPC7448. For information regarding specific MPC7448 part numbers covered by this document and part numbers covered by other documents, refer to Section11, “Part Numbering and Marking.” For functional characteristics of the processor, refer to the MPC7450 RISC Microprocessor Family Reference Manual.
To locate any published updates for this document, refer to the website listed on the back cover of this document.
1.2.3.4.5.6.7.8.9.10.11.
Contents
Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3Comparison with the MPC7447A, MPC7447,
MPC7445, and MPC7441 . . . . . . . . . . . . . . . . . . . . . . 7General Parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . 9Electrical and Thermal Characteristics . . . . . . . . . . . . 9Pin Assignments . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24Pinout Listings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25Package Description . . . . . . . . . . . . . . . . . . . . . . . . . 29System Design Information . . . . . . . . . . . . . . . . . . . 35Document Revision History . . . . . . . . . . . . . . . . . . . 55Part Numbering and Marking . . . . . . . . . . . . . . . . . . 57
1Overview
The MPC7448 is the sixth implementation of fourth-generation(G4) microprocessors from Freescale. The MPC7448, built on Power Architecture™ technology, implements the PowerPC™ instruction set architecture version 1.0 and is targeted at networking and computing systems applications. The MPC7448 consists of a processor core and a 1-Mbyte L2.
Figure1 shows a block diagram of the MPC7448. The core is a high-performance superscalar design supporting a
double-precision floating-point unit and a SIMD multimedia unit. The memory storage subsystem supports the MPX bus protocol and a subset of the 60x bus protocol to main memory and other system resources.
©Freescale Semiconductor, Inc., 2005, 2007. All rights reserved.
Overview
2
Instruction UnitBranch Processing UnitFetcherTagsIBAT ArrayDispatchUnitData MMUSRs(Original)VR Issue(4-Entry/2-Issue)DBAT ArrayGPR Issue(6-Entry/3-Issue) FPR Issue(2-Entry/1-Issue)128-EntryDTLBTagsBTIC (128-Entry)BHT (2048-Entry)LRCTRInstruction Queue(12-Word)SRs(Shadow)128-EntryITLBInstruction MMU128-Bit (4 Instructions)32-KbyteI Cache32-KbyteD CacheReservation Stations (2-Entry)EACompletes up to three instructions per clock VR File Integer Unit 2 x ÷Vector FPU32-Bit128-Bit128-Bit+++32-Bit32-Bit16 Rename BuffersReservation Stations (2)GPR FileReseesrevatiaon nReservatiton RrvioStationStatitonnStaioVectorTouchQueueLoad/Store Unit Vector Touch Engine+(EA Calculation)Finished StoresL1 CastoutPAFPR File16 Rename Buffers L1 PushCompleted StoresReservation Stations (2)Intnegere Integer Itegr Unit 1Unniti t2U 2(3)Floating-Point Unit+ x ÷FPSCR issLoad M64-Bit64-BitVector Integer Unit 11-Mbyte Unified L2 Cache ControllerSystem Bus InterfaceLoadQueue (11)Additional Features• Time Base Counter/Decrementer• Clock Multiplier• JTAG/COP Interface• Thermal/Power Management• Performance Monitor• Out-of-Order Issue of AltiVec Instr.Completion Unit96-Bit (3 Instructions)Completion Queue(16-Entry)16 Rename BuffersReservation Reservation Reservation Reservation StationStationStationStationFigure1. MPC7448 Block Diagram
MPC7448 RISC Microprocessor Hardware Specifications,Rev. 4
L1 Service QueuesLineBlock 0 (32-Byte) Block 1 (32-Byte) TagsStatusStatusL2 Store Queue (L2SQ)Snoop Push/L1 Castouts Interventions(4)
Vector Permute UnitVector Integer Unit 2Memory SubsystemL1 Store Queue (LSQ)L1 Load Queue (LLQ)L1 Load Miss (5)Bus Store QueueCastout Queue (5) /PushQueue (6)1Bus AccumulatorL2 Prefetch (3) Instruction Fetch (2)Cacheable Store Miss (2)36-Bit Address Bus64-Bit Data BusFreescale Semiconductor
Notes:The Castout Queue and Push Q ueue share resources such for a combined total of 6 entries. The Castout Queue itself is limited to 5 entries, ensuring 1 entry will be available for a push.Features
2Features
This section summarizes features of the MPC7448 implementation.Major features of the MPC7448 are as follows:
•High-performance, superscalar microprocessor
—Up to four instructions can be fetched from the instruction cache at a time.
—Up to three instructions plus a branch instruction can be dispatched to the issue queues at a time.
—Up to 12 instructions can be in the instruction queue (IQ).
—Up to 16 instructions can be at some stage of execution simultaneously.—Single-cycle execution for most instructions
—One instruction per clock cycle throughput for most instructions—Seven-stage pipeline control
•Eleven independent execution units and three register files
—Branch processing unit (BPU) features static and dynamic branch prediction
–128-entry (32-set, four-way set-associative) branch target instruction cache (BTIC), a cache of branch instructions that have been encountered in branch/loop code sequences. If a target instruction is in the BTIC, it is fetched into the instruction queue a cycle sooner than it can be made available from the instruction cache. Typically, a fetch that hits the BTIC provides the first four instructions in the target stream.
–2048-entry branch history table (BHT) with 2 bits per entry for four levels of prediction—not taken, strongly not taken, taken, and strongly taken–Up to three outstanding speculative branches
–Branch instructions that do not update the count register (CTR) or link register (LR) are often removed from the instruction stream.
–Eight-entry link register stack to predict the target address of Branch Conditional to Link Register (bclr) instructions
—Four integer units (IUs) that share 32 GPRs for integer operands
–Three identical IUs (IU1a, IU1b, and IU1c) can execute all integer instructions except multiply, divide, and move to/from special-purpose register instructions.
–IU2 executes miscellaneous instructions, including the CR logical operations, integer multiplication and division instructions, and move to/from special-purpose register instructions.
—Five-stage FPU and 32-entry FPR file
–Fully IEEE Std. 754™-1985–compliant FPU for both single- and double-precision operations
–Supports non-IEEE mode for time-critical operations–Hardware support for denormalized numbers
–Thirty-two 64-bit FPRs for single- or double-precision operands
MPC7448 RISC Microprocessor Hardware Specifications,Rev. 4
Freescale Semiconductor
3
Features
•
•
••
—Four vector units and 32-entry vector register file (VRs)–Vector permute unit (VPU)
–Vector integer unit 1 (VIU1) handles short-latency AltiVec™ integer instructions, such as vector add instructions (for example, vaddsbs, vaddshs, and vaddsws).
–Vector integer unit 2 (VIU2) handles longer-latency AltiVec integer instructions, such as vector multiply add instructions (for example, vmhaddshs, vmhraddshs, and vmladduhm).
–Vector floating-point unit (VFPU)—Three-stage load/store unit (LSU)
–Supports integer, floating-point, and vector instruction load/store traffic
–Four-entry vector touch queue (VTQ) supports all four architected AltiVec data stream operations
–Three-cycle GPR and AltiVec load latency (byte, half word, word, vector) with one-cycle throughput
–Four-cycle FPR load latency (single, double) with one-cycle throughput–No additional delay for misaligned access within double-word boundary–A dedicated adder calculates effective addresses (EAs).–Supports store gathering
–Performs alignment, normalization, and precision conversion for floating-point data–Executes cache control and TLB instructions
–Performs alignment, zero padding, and sign extension for integer data–Supports hits under misses (multiple outstanding misses)
–Supports both big- and little-endian modes, including misaligned little-endian accessesThree issue queues, FIQ, VIQ, and GIQ, can accept as many as one, two, and three instructions, respectively, in a cycle. Instruction dispatch requires the following:
—Instructions can only be dispatched from the three lowest IQ entries—IQ0, IQ1, and IQ2.—A maximum of three instructions can be dispatched to the issue queues per clock cycle.
—Space must be available in the CQ for an instruction to dispatch (this includes instructions that are assigned a space in the CQ but not in an issue queue).Rename buffers
—16 GPR rename buffers—16 FPR rename buffers—16 VR rename buffersDispatch unit
—Decode/dispatch stage fully decodes each instructionCompletion unit
—Retires an instruction from the 16-entry completion queue (CQ) when all instructions ahead of it have been completed, the instruction has finished executing, and no exceptions are pending—Guarantees sequential programming model (precise exception model)
MPC7448 RISC Microprocessor Hardware Specifications,Rev. 4
4
Freescale Semiconductor
Features
•
•
•
—Monitors all dispatched instructions and retires them in order
—Tracks unresolved branches and flushes instructions after a mispredicted branch —Retires as many as three instructions per clock cycle
Separate on-chip L1 instruction and data caches (Harvard architecture)—32-Kbyte, eight-way set-associative instruction and data caches—Pseudo least-recently-used (PLRU) replacement algorithm—32-byte (eight-word) L1 cache block—Physically indexed/physical tags
—Cache write-back or write-through operation programmable on a per-page or per-block basis—Instruction cache can provide four instructions per clock cycle; data cache can provide four words per clock cycle
—Caches can be disabled in software.—Caches can be locked in software.
—MESI data cache coherency maintained in hardware—Separate copy of data cache tags for efficient snooping—Parity support on cache
—No snooping of instruction cache except for icbi instruction—Data cache supports AltiVec LRU and transient instructions
—Critical double- and/or quad-word forwarding is performed as needed. Critical quad-word forwarding is used for AltiVec loads and instruction fetches. Other accesses use critical double-word forwarding.Level 2 (L2) cache interface
—On-chip, 1-Mbyte, eight-way set-associative unified instruction and data cache
—Cache write-back or write-through operation programmable on a per-page or per-block basis—Parity support on cache tags—ECC or parity support on data
—Error injection allows testing of error recovery software
Separate memory management units (MMUs) for instructions and data—52-bit virtual address, 32- or 36-bit physical address
—Address translation for 4-Kbyte pages, variable-sized blocks, and 256-Mbyte segments
—Memory programmable as write-back/write-through, caching-inhibited/caching-allowed, and memory coherency enforced/memory coherency not enforced on a page or block basis—Separate IBATs and DBATs (eight each) also defined as SPRs—Separate instruction and data translation lookaside buffers (TLBs)
–Both TLBs are 128-entry, two-way set-associative and use an LRU replacement algorithm.–TLBs are hardware- or software-reloadable (that is, a page table search is performed in hardware or by system software on a TLB miss).
MPC7448 RISC Microprocessor Hardware Specifications,Rev. 4
Freescale Semiconductor
5
Features
•
•
•
•••
Efficient data flow
—Although the VR/LSU interface is 128 bits, the L1/L2 bus interface allows up to 256 bits.—The L1 data cache is fully pipelined to provide 128 bits/cycle to or from the VRs.
—The L2 cache is fully pipelined to provide 32 bytes per clock every other cycle to the L1 caches.—As many as 16 out-of-order transactions can be present on the MPX bus.
—Store merging for multiple store misses to the same line. Only coherency action taken
(address-only) for store misses merged to all 32 bytes of a cache block (no data tenure needed).—Three-entry finished store queue and five-entry completed store queue between the LSU and the L1 data cache
—Separate additional queues for efficient buffering of outbound data (such as castouts and write-through stores) from the L1 data cache and L2 cacheMultiprocessing support features include the following:
—Hardware-enforced, MESI cache coherency protocols for data cache
—Load/store with reservation instruction pair for atomic memory references, semaphores, and other multiprocessor operationsPower and thermal management
—Dynamic frequency switching (DFS) feature allows processor core frequency to be halved or quartered through software to reduce power consumption.
—The following three power-saving modes are available to the system:
–Nap—Instruction fetching is halted. Only the clocks for the time base, decrementer, and JTAG logic remain running. The part goes into the doze state to snoop memory operations on the bus and then back to nap using a QREQ/QACK processor-system handshake protocol.
–Sleep—Power consumption is further reduced by disabling bus snooping, leaving only the PLL in a locked and running state. All internal functional units are disabled.
–Deep sleep—When the part is in the sleep state, the system can disable the PLL. The system can then disable the SYSCLK source for greater system power savings. Power-on reset procedures for restarting and relocking the PLL must be followed upon exiting the deep sleep state.
—Instruction cache throttling provides control of instruction fetching to limit device temperature.—A new temperature diode that can determine the temperature of the microprocessor
Performance monitor can be used to help debug system designs and improve software efficiency.In-system testability and debugging features through JTAG boundary-scan capabilityTestability
—LSSD scan design
—IEEE Std. 1149.1™ JTAG interface
MPC7448 RISC Microprocessor Hardware Specifications,Rev. 4
6
Freescale Semiconductor
Comparison with the MPC7447A, MPC7447, MPC7445, and MPC7441
•
Reliability and serviceability
—Parity checking on system bus
—Parity checking on the L1 caches and L2 data tags—ECC or parity checking on L2 data
3
Comparison with the MPC7447A, MPC7447, MPC7445, and MPC7441
Table1 compares the key features of the MPC7448 with the key features of the earlier MPC7447A, MPC7447, MPC7445, and MPC7441. All are based on the MPC7450 RISC microprocessor and are architecturally very similar. The MPC7448 is identical to the MPC7447A, but the MPC7448 supports 1 Mbyte of L2 cache with ECC and the use of dynamic frequency switching (DFS) with more bus-to-core ratios.
Table1. Microarchitecture Comparison
Microarchitectural Specs
MPC7448MPC7447AMPC7447MPC7445MPC7441
Basic Pipeline Functions
Logic inversions per cyclePipeline stages up to executeTotal pipeline stages (minimum)
Pipeline maximum instruction throughput
Pipeline Resources
Instruction buffer sizeCompletion buffer size
Renames (integer, float, vector)
Maximum Execution Throughput
SFXVector
Scalar floating-point
Out-of-Order Window Size in Execution Queues
SFX integer unitsVector units
Scalar floating-point unit
Branch Processing Resources
Prediction structuresBTIC size, associativityBHT sizeLink stack depth
Unresolved branches supportedBranch taken penalty (BTIC hit)Minimum misprediction penalty
BTIC, BHT, link stack128-entry, 4-way
2K-entry
8316
1 entry × 3 queuesIn order, 4 queues
In order3
2 (any 2 of 4 units)
1121616, 16, 16
18573 + branch
MPC7448 RISC Microprocessor Hardware Specifications,Rev. 4
Freescale Semiconductor
7
Comparison with the MPC7447A, MPC7447, MPC7445, and MPC7441
Table1. Microarchitecture Comparison (continued)
Microarchitectural Specs
MPC7448MPC7447AMPC7447MPC7445MPC7441
Execution Unit Timings (Latency-Throughput)
Aligned load (integer, float, vector)Misaligned load (integer, float, vector)
L1 miss, L2 hit latency with ECC (data/instruction) L1 miss, L2 hit latency without ECC (data/instruction)SFX (add, sub, shift, rot, cmp, logicals)Integer multiply (32 × 8, 32 × 16, 32 × 32)Scalar float
VSFX (vector simple)VCFX (vector complex)VFPU (vector float)VPER (vector permute)
MMUs
TLBs (instruction and data)Tablewalk mechanismInstruction BATs/data BATs
8/8
L1 I Cache/D Cache Features
SizeAssociativityLocking granularityParity on I cacheParity on D cache
Number of D cache misses (load/store)Data stream touch engines
On-Chip Cache Features
Cache levelSize/associativityAccess width
Number of 32-byte sectors/lineParity tagParity dataData ECC
2ByteByte64-bit
Thermal Control
Dynamic frequency switching divide-by-two modeDynamic frequency switching divide-by-four modeThermal diode
YesYesYes
YesNoYes
NoNoNo
NoNoNo
NoNoNo
1-Mbyte/8-way
L2
512-Kbyte/8-way
256 bits
2ByteByte—
256-Kbyte/8-way
5/2
32K/32K8-wayWayWordByte
5/1
4 streams
8/8
128-entry, 2-wayHardware + software
8/8
8/8
4/4
12/1611/15
1-14-1, 4-1, 5-2
5-11-14-14-12-13-1, 4-1, 3-14-2, 5-2, 4-2
—9/13
MPC7448 RISC Microprocessor Hardware Specifications,Rev. 4
8
Freescale Semiconductor
General Parameters
4General Parameters
TechnologyDie size
Transistor countLogic designPackages
90 nm CMOS SOI, nine-layer metal8.0mm × 7.3mm90 million
Mixed static and dynamic
Surface mount 360 ceramic ball grid array (HCTE)Surface mount 360 ceramic land grid array (HCTE)
Surface mount 360 ceramic ball grid array with lead-free spheres (HCTE)1.30 V (1700 MHz device)1.25 V (1600 MHz device)1.20 V (1420 MHz device)1.15 V (1000 MHz device)1.5 V, 1.8 V, or 2.5 V
The following list summarizes the general parameters of the MPC7448:
Core power supply
I/O power supply
5Electrical and Thermal Characteristics
This section provides the AC and DC electrical specifications and thermal characteristics for the MPC7448.
5.1DC Electrical Characteristics
The tables in this section describe the MPC7448 DC electrical characteristics. Table2 provides the absolute maximum ratings. See Section9.2, “Power Supply Design and Sequencing,” for power sequencing requirements.
Table2. Absolute Maximum Ratings 1
Characteristic
Core supply voltagePLL supply voltage
Processor bus supply voltage
I/O Voltage Mode = 1.5 VI/O Voltage Mode = 1.8 VI/O Voltage Mode = 2.5 V
Input voltage
Storage temperature range
Processor busJTAG signals
VinVinTstgSymbolVDDAVDD
Maximum Value–0.3 to 1.4–0.3 to 1.4–0.3 to 2.2–0.3 to 3.0–0.3 to OVDD + 0.3–0.3 to OVDD + 0.3
–55 to 150
VV•CCUnitVVV
Notes223334
to 1.8OVDD –0.3 Notes:
1.Functional and tested operating conditions are given in Table4. Absolute maximum ratings are stress ratings only and
functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.
2.See Section9.2, “Power Supply Design and Sequencing” for power sequencing requirements.3.Bus must be configured in the corresponding I/O voltage mode; see Table3.
4.Caution: Vin must not exceed OVDD by more than 0.3 V at any time including during power-on reset except as allowed by the overshoot specifications. Vin may overshoot/undershoot to a voltage and for a maximum duration as shown in Figure2.
MPC7448 RISC Microprocessor Hardware Specifications,Rev. 4
Freescale Semiconductor
9
Electrical and Thermal Characteristics
Figure2 shows the undershoot and overshoot voltage on the MPC7448.
OVDD + 20%OVDD + 5%
OVDD
VIH
VIL
GND
GND – 0.3 VGND – 0.7 V
Not to Exceed 10%of tSYSCLKFigure2. Overshoot/Undershoot Voltage
The MPC7448 provides several I/O voltages to support both compatibility with existing systems and migration to future systems. The MPC7448 core voltage must always be provided at the nominal voltage (see Table4). The input voltage threshold for each bus is selected by sampling the state of the voltage select pins at the negation of the signal HRESET. The output voltage will swing from GND to the maximum voltage applied to the OVDD power pins. Table3 provides the input threshold voltage settings. Because these settings may change in future products, it is recommended that BVSEL[0:1] be configured using resistor options, jumpers, or some other flexible means, with the capability to reconfigure the termination of this signal in the future, if necessary.
Table3. Input Threshold Voltage Setting
BVSEL0
0011
BVSEL1
0101
I/O Voltage Mode1
1.8 V2.5 V1.5 V2.5 V
Notes2, 32, 424
Notes:
1.Caution: The I/O voltage mode selected must agree with the OVDD voltages supplied. See Table4.
2.If used, pull-down resistors should be less than 250 Ω.
3.The pin configuration used to select 1.8V mode on the MPC7448 is not compatible with the pin configuration used to select 1.8V mode on the MPC7447A and earlier devices.
4.The pin configuration used to select 2.5V mode on the MPC7448 is fully compatible with the pin configuration used to select 2.5V mode on the MPC7447A and earlier devices.
MPC7448 RISC Microprocessor Hardware Specifications,Rev. 4
10
Freescale Semiconductor
Electrical and Thermal Characteristics
Table4 provides the recommended operating conditions for the MPC7448 part numbers described by this document; see Section11.1, “Part Numbers Fully Addressed by This Document,” for more information. See Section9.2, “Power Supply Design and Sequencing” for power sequencing requirements.
Table4. Recommended Operating Conditions1
Recommended Value
UnitNotes
Characteristic
Symbol
1000 MHzMin
Core supply voltagePLL supply voltage
Processor I/O Voltage Mode = 1.5 Vbus
I/O Voltage Mode = 1.8 Vsupply
voltageI/O Voltage Mode = 2.5 VInput voltage
Processor busJTAG signals
VDDAVDDOVDD
Max
1420 MHzMin
Max
1600 MHzMin
Max
1700 MHzMin
Max
VVV
3, 4, 52, 3, 4444
V
1.15 V ± 50mV1.2 V ± 50mV1.25 V ± 50mV1.15 V ± 50mV1.2 V ± 50mV1.25 V ± 50mV1.5 V ± 5%1.8 V ± 5%2.5 V ± 5%
1.5 V ± 5%1.8 V ± 5%2.5 V ± 5%GNDGND0
OVDDOVDD105
1.5 V ± 5%1.8 V ± 5%2.5 V ± 5%GNDGND0
OVDDOVDD105
1.3 V +20/–50mV1.3 V +20/–50mV1.5 V ± 5%1.8 V ± 5%2.5 V ± 5%GNDOVDDGNDOVDD0
105
VinVinTj
GNDGND0
OVDDOVDD105
Die-junction temperature•CC6
Notes:
1.These are the recommended and tested operating conditions.
2.This voltage is the input to the filter discussed in Section9.2.2, “PLL Power Supply Filtering,” and not necessarily the voltage at the AVDD pin, which may be reduced from VDD by the filter.
3. Some early devices supported voltage and frequency derating whereby VDD (and AVDD) could be reduced to reduce power consumption. This feature has been superseded and is no longer supported. See Section5.3, “Voltage and Frequency Derating,” for more information.
4.Caution: Power sequencing requirements must be met; see Section9.2, “Power Supply Design and Sequencing”.5.Caution: See Section9.2.3, “Transient Specifications” for information regarding transients on this power supply.
6. For information on extended temperature devices, see Section11.2, “Part Numbers Not Fully Addressed by This Document.”
MPC7448 RISC Microprocessor Hardware Specifications,Rev. 4
Freescale Semiconductor
11
Electrical and Thermal Characteristics
Table5 provides the package thermal characteristics for the MPC7448. For more information regarding thermal management, see Section9.7, “Power and Thermal Management Information.”
Table5. Package Thermal Characteristics1
Characteristic
Junction-to-ambient thermal resistance, natural convection, single-layer (1s) boardJunction-to-ambient thermal resistance, natural convection, four-layer (2s2p) boardJunction-to-ambient thermal resistance, 200 ft/min airflow, single-layer (1s) boardJunction-to-ambient thermal resistance, 200 ft/min airflow, four-layer (2s2p) boardJunction-to-board thermal resistanceJunction-to-case thermal resistance
SymbolRθJARθJMARθJMARθJMARθJBRθJC
Value2619221611< 0.1
Unit•C/WC/W•C/WC/W•C/WC/W•C/WC/W•C/WC/W•C/WC/W
Notes2, 32, 42, 42, 456
Notes:
1.Refer to Section9.7, “Power and Thermal Management Information,” for details about thermal management.
2.Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, airflow, power dissipation of other components on the board, and board thermal resistance.
3.Per JEDEC JESD51-2 with the single-layer board horizontal4.Per JEDEC JESD51-6 with the board horizontal
5.Thermal resistance between the die and the printed-circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
6.This is the thermal resistance between die and case top surface as measured by the cold plate method (MILSPEC-883 Method 1012.1) with the calculated case temperature. The actual value of RθJC for the part is less than 0.1°C/W.
Table6 provides the DC electrical characteristics for the MPC7448.
Table6. DC Electrical Specifications
At recommended operating conditions. See Table4.
Characteristic
Input high voltage(all inputs)
Nominal BusVoltage 1
1.51.82.5
SymbolVIH
MinOVDD × 0.65OVDD × 0.65
1.7
Max OVDD + 0.3 OVDD + 0.3 OVDD + 0.3OVDD × 0.35OVDD × 0.35
0.7
UnitV
Notes2
Input low voltage(all inputs)
1.51.82.5
VIL
–0.3–0.3–0.3
V2
Input leakage current, all signals except BVSEL0, LSSD_MODE, TCK, TDI, TMS, TRST:Vin = OVDD Vin = GND
Input leakage current, BVSEL0,
LSSD_MODE, TCK, TDI, TMS, TRST:Vin = OVDD Vin = GND
—
Iin
—
50– 50
µA2, 3
—
Iin
—
50– 2000
µA2, 6
MPC7448 RISC Microprocessor Hardware Specifications,Rev. 4
12
Freescale Semiconductor
Electrical and Thermal Characteristics
Table6. DC Electrical Specifications (continued)
At recommended operating conditions. See Table4.
Characteristic
High-impedance (off-state) leakage current:Vin = OVDD Vin = GND
Output high voltage @ IOH = –5 mA
Nominal BusVoltage 1
—
SymbolITSI
Min—
MaxUnitµA
Notes2, 3, 4
50– 50
OVDD – 0.45OVDD – 0.45
1.8
———0.450.450.68.0
pF
5
VV
1.51.82.5
VOH
Output low voltage @ IOL = 5 mA
1.51.82.5
VOL
———
Capacitance,
Vin = 0 V, f = 1 MHz
All inputs
Cin
—
Notes:
1.Nominal voltages; see Table4 for recommended operating conditions.2.All I/O signals are referenced to OVDD.
3.Excludes test signals and IEEE Std. 1149.1 boundary scan (JTAG) signals
4.The leakage is measured for nominal OVDD and VDD, or both OVDD and VDD must vary in the same direction (for example, both OVDD and VDD vary by either +5% or –5%).5.Capacitance is periodically sampled rather than 100% tested. 6.These pins have internal pull-up resistors.
Table7 provides the power consumption for the MPC7448 part numbers described by this document; see Section11.1, “Part Numbers Fully Addressed by This Document,” for information regarding which part numbers are described by this document. Freescale also offers MPC7448 part numbers that meet lower power consumption specifications by adhering to lower core voltage and core frequency specifications. For more information on these devices, including references to the MPC7448 Hardware Specification Addenda that describe these devices, see Section11.2, “Part Numbers Not Fully Addressed by This Document.”
The power consumptions provided in Table7 represent the power consumption of each speed grade when operated at the rated maximum core frequency (see Table8). Freescale sorts devices by power as well as by core frequency, and power limits for each speed grade are independent of each other. Each device is tested at its maximum core frequency only. (Note that Deep Sleep Mode power consumption is
independent of clock frequency.) Operating a device at a frequency lower than its rated maximum is fully supported provided the clock frequencies are within the specifications given in Table8, and a device operated below its rated maximum will have lower power consumption. However, inferences should not be made about a device’s power consumption based on the power specifications of another (lower) speed grade. For example, a 1700MHz device operated at 1420MHz may not exhibit the same power consumption as a 1420MHz device operated at 1420MHz.
For all MPC7448 devices, the following guidelines on the use of these parameters for system design are suggested. The Full-Power Mode–Typical value represents the sustained power consumption of the device
MPC7448 RISC Microprocessor Hardware Specifications,Rev. 4
Freescale Semiconductor
13
Electrical and Thermal Characteristics
when running a typical benchmark at temperatures in a typical system. The Full-Power Mode–Thermal value is intended to represent the sustained power consumption of the device when running a typical code sequence at high temperature and is recommended to be used as the basis for designing a thermal solution; see Section9.7, “Power and Thermal Management Information” for more information on thermal
solutions. The Full-Power Mode–Maximum value is recommended to be used for power supply design because this represents the maximum peak power draw of the device that a power supply must be capable of sourcing without voltage droop. For information on power consumption when dynamic frequency switching is enabled, see Section9.7.5, “Dynamic Frequency Switching (DFS).”
Table7. Power Consumption for MPC7448at Maximum Rated Frequency
Die Junction Temperature
(Tj)
Maximum Processor Core Frequency (Speed Grade, MHz)
Unit
1000 MHz
1420 MHz
1600 MHz
1700 MHz
Full-Power Mode
Typical ThermalMaximum
65 •CC105 •CC105 •CC
15.018.621.6
19.023.327.1Nap Mode
Typical
105 •CC
11.1
11.8Sleep Mode
Typical
105 •CC
10.8
11.4
12.5
12.5
W
1, 6
13.0
13.0
W
1, 6
20.024.428.4
21.025.629.8
WWW
1, 21, 51, 3Notes
Deep Sleep Mode (PLL Disabled)
Typical
105 •CC
10.4
11.0
12.0
12.0
W
1, 6
Notes:
1.These values specify the power consumption for the core power supply (VDD) at nominal voltage and apply to all valid processor bus frequencies and configurations. The values do not include I/O supply power (OVDD) or PLL supply power (AVDD). OVDD power is system dependent but is typically < 5% of VDD power. Worst case power consumption for AVDD<13mW. Freescale also offers MPC7448 part numbers that meet lower power consumption specifications; for more information on these devices, see Section11.2, “Part Numbers Not Fully Addressed by This Document.”
2.Typical power consumption is an average value measured with the processor operating at its rated maximum processor core frequency (except for Deep Sleep Mode), at nominal recommended VDD (see Table4) and 65°C while running the Dhrystone 2.1 benchmark and achieving 2.3 Dhrystone MIPs/MHz. This parameter is not 100% tested but periodically sampled.b
3.Maximum power consumption is the average measured with the processor operating at its rated maximum processor core frequency, at nominal VDD and maximum operating junction temperature (see Table4) while running an entirely cache-resident, contrived sequence of instructions to keep all the execution units maximally busy.
4.Doze mode is not a user-definable state; it is an intermediate state between full-power and either nap or sleep mode. As a result, power consumption for this mode is not tested.
5.Thermal power consumption is an average value measured at the nominal recommended VDD (see Table4) and 105°C while running the Dhrystone 2.1 benchmark and achieving 2.3 Dhrystone MIPs/MHz. This parameter is not 100% tested but periodically sampled.
6.Typical power consumption for these modes is measured at the nominal recommended VDD (see Table4) and 105°C in the mode described. This parameter is not 100% tested but is periodically sampled.
MPC7448 RISC Microprocessor Hardware Specifications,Rev. 4
14
Freescale Semiconductor
Electrical and Thermal Characteristics
5.2AC Electrical Characteristics
This section provides the AC electrical characteristics for the MPC7448. After fabrication, functional parts are sorted by maximum processor core frequency as shown in Section5.2.1, “Clock AC Specifications,” and tested for conformance to the AC specifications for that frequency. The processor core frequency, determined by the bus (SYSCLK) frequency and the settings of the PLL_CFG[0:5] signals, can be
dynamically modified using dynamic frequency switching (DFS). Parts are sold by maximum processor core frequency; see Section11, “Part Numbering and Marking,” for information on ordering parts. DFS is described in Section9.7.5, “Dynamic Frequency Switching (DFS).”
5.2.1Clock AC Specifications
Table8 provides the clock AC timing specifications as defined in Figure3 and represents the tested operating frequencies of the devices. The maximum system bus frequency, fSYSCLK, given in Table8, is considered a practical maximum in a typical single-processor system. This does not exclude
multi-processor systems, but these typically require considerably more design effort to achieve the maximum rated bus frequency. The actual maximum SYSCLK frequency for any application of the MPC7448 will be a function of the AC timings of the microprocessor(s), the AC timings for the system controller, bus loading, circuit board topology, trace lengths, and so forth, and may be less than the value given in Table8.
MPC7448 RISC Microprocessor Hardware Specifications,Rev. 4
Freescale Semiconductor
15
Electrical and Thermal Characteristics
Table8. Clock AC Timing Specifications
At recommended operating conditions. See Table4.
Maximum Processor Core Frequency (Speed Grade)
Characteristic
Symbol
1000 MHzMin
Processor DFS mode disabledcore
frequencyDFS mode enabledVCO frequencySYSCLK frequencySYSCLK cycle timeSYSCLK rise and fall timeSYSCLK duty cycle measured at OVDD/2
SYSCLK cycle-to-cycle jitterInternal PLL relock time
fcorefcore_DFfVCOfSYSCLKtSYSCLKtKR, tKFtSYSCLK
——
150100
——
150100
——
150100
——
150100
psμs
5, 67
tKHKL/
600300600335.0—40
Max10005001000200300.560
1420 MHzMin600300600335.0—40
Max14207101420200300.560
1600 MHzMin600300600335.0—40
Max1600800800200300.560
1700 MHzMin600300600335.0—40
Max17008501700200300.560
MHzMHznsns%MHz
1, 891, 101, 2, 8234
Unit
Notes
Notes:
1.Caution: The SYSCLK frequency and PLL_CFG[0:5] settings must be chosen such that the resulting SYSCLK (bus) frequency, processor core frequency, and PLL (VCO) frequency do not exceed their respective maximum or minimum operating frequencies. Refer to the PLL_CFG[0:5] signal description in Section9.1.1, “PLL Configuration,” for valid PLL_CFG[0:5] settings.
2.Actual maximum system bus frequency is system-dependent. See Section5.2.1, “Clock AC Specifications.”3.Rise and fall times for the SYSCLK input measured from 0.4 to 1.4 V4.Timing is guaranteed by design and characterization.5.Guaranteed by design
6.The SYSCLK driver’s closed loop jitter bandwidth should be less than 1.5 MHz at –3 dB.
7.Relock timing is guaranteed by design and characterization. PLL-relock time is the maximum amount of time required for PLL lock after a stable VDD and SYSCLK are reached during the power-on reset sequence. This specification also applies when the PLL has been disabled and subsequently re-enabled during sleep mode. Also note that HRESET must be held asserted for a minimum of 255 bus clocks after the PLL-relock time during the power-on reset sequence.
8. This reflects the maximum and minimum core frequencies when the dynamic frequency switching feature (DFS) is disabled. fcore_DFS provides the maximum and minimum core frequencies when operating in a DFS mode.
9.This specification supports the Dynamic Frequency Switching (DFS) feature and is applicable only when one of the DFS modes (divide-by-2 or divide-by-4) is enabled. When DFS is disabled, the core frequency must conform to the maximum and minimum frequencies stated for fcore.
10.Use of the DFS feature does not affect VCO frequency.
MPC7448 RISC Microprocessor Hardware Specifications,Rev. 4
16
Freescale Semiconductor
Electrical and Thermal Characteristics
Figure3 provides the SYSCLK input timing diagram.
SYSCLK
VMtKHKL
tSYSCLK
VM = Midpoint Voltage (OVDD/2)VM
VM
CVIH
CVIL
tKR
tKF
Figure3. SYSCLK Input Timing Diagram
5.2.2Processor Bus AC Specifications
Table9 provides the processor bus AC timing specifications for the MPC7448 as defined in Figure4 and Figure5.
Table9. Processor Bus AC Timing Specifications1
At recommended operating conditions. See Table4.
Parameter
Input setup times:A[0:35], AP[0:4]D[0:63], DP[0:7]
AACK, ARTRY, BG, CKSTP_IN, DBG, DTI[0:3], GBL, TT[0:4], QACK, TA, TBEN, TEA, TS, EXT_QUAL, PMON_IN, SHD[0:1]BMODE[0:1], BVSEL[0:1]Input hold times:A[0:35], AP[0:4]D[0:63], DP[0:7]
AACK, ARTRY, BG, CKSTP_IN, DBG, DTI[0:3], GBL, TT[0:4], QACK, TA, TBEN, TEA, TS, EXT_QUAL, PMON_IN, SHD[0:1]BMODE[0:1], BVSEL[0:1]Output valid times: A[0:35], AP[0:4]D[0:63], DP[0:7]
BR, CI, DRDY, GBL, HIT, PMON_OUT, QREQ, TBST, TSIZ[0:2], TT[0:4], WTTSARTRY, SHD[0:1]Output hold times:A[0:35], AP[0:4]D[0:63], DP[0:7]
BR, CI, DRDY, GBL, HIT, PMON_OUT, QREQ, TBST, TSIZ[0:2], TT[0:4], WTTSARTRY, SHD[0:1]SYSCLK to output enable
Symbol 2
All Speed Grades
Unit
Min
Max
ns
———
———Notes
tAVKHtDVKHtIVKHtMVKHtAXKHtDXKHtIXKHtMXKHtKHAVtKHDVtKHOVtKHTSVtKHARVtKHAXtKHDXtKHOXtKHTSXtKHARXtKHOE
1.51.51.5
1.5000
—
ns
———
8————8
ns
0—————0.50.50.50.50.50.5
—1.81.81.81.81.8
ns
——————
ns
5
MPC7448 RISC Microprocessor Hardware Specifications,Rev. 4
Freescale Semiconductor
17
Electrical and Thermal Characteristics
Table9. Processor Bus AC Timing Specifications1 (continued)
At recommended operating conditions. See Table4.
Parameter
SYSCLK to output high impedance (all except TS, ARTRY, SHD0, SHD1)SYSCLK to TS high impedance after prechargeMaximum delay to ARTRY/SHD0/SHD1 prechargeSYSCLK to ARTRY/SHD0/SHD1 high impedance after precharge
Symbol 2tKHOZtKHTSPZtKHARPtKHARPZ
All Speed Grades
Unit
Min————
Max1.8112
nstSYSCLKtSYSCLKtSYSCLK
53, 4, 53, 5, 6, 73, 5, 6, 7Notes
Notes:
1.All input specifications are measured from the midpoint of the signal in question to the midpoint of the rising edge of the input SYSCLK. All output specifications are measured from the midpoint of the rising edge of SYSCLK to the midpoint of the signal in question. All output timings assume a purely resistive 50-Ω load (see Figure4). Input and output timings are measured at the pin; time-of-flight delays must be added for trace lengths, vias, and connectors in the system.
2.The symbology used for timing specifications herein follows the pattern of t(signal)(state)(reference)(state) for inputs and t(reference)(state)(signal)(state) for outputs. For example, tIVKH symbolizes the time input signals (I) reach the valid state (V) relative to the SYSCLK reference (K) going to the high (H) state or input setup time. And tKHOV symbolizes the time from SYSCLK(K) going high (H) until outputs (O) are valid (V) or output valid time. Input hold time can be read as the time that the input signal (I) went invalid (X) with respect to the rising clock edge (KH) (note the position of the reference and its state for inputs) and output hold time can be read as the time from the rising edge (KH) until the output went invalid (OX).
3.tsysclk is the period of the external clock (SYSCLK) in ns. The numbers given in the table must be multiplied by the period of SYSCLK to compute the actual time duration (in ns) of the parameter in question.
4.According to the bus protocol, TS is driven only by the currently active bus master. It is asserted low and precharged high before returning to high impedance, as shown in Figure6. The nominal precharge width for TS is tSYSCLK, that is, one clock period. Since no master can assert TS on the following clock edge, there is no concern regarding contention with the precharge. Output valid and output hold timing is tested for the signal asserted. Output valid time is tested for precharge.The high-impedance behavior is guaranteed by design.5.Guaranteed by design and not tested
6.According to the bus protocol, ARTRY can be driven by multiple bus masters through the clock period immediately following AACK. Bus contention is not an issue because any master asserting ARTRY will be driving it low. Any master asserting it low in the first clock following AACK will then go to high impedance for a fraction of a cycle, then negated for up to an entire cycle (crossing a bus cycle boundary) before being three-stated again. The nominal precharge width for ARTRY is 1.0 tSYSCLK; that is, it should be high impedance as shown in Figure6 before the first opportunity for another master to assert ARTRY. Output valid and output hold timing is tested for the signal asserted.The high-impedance behavior is guaranteed by design.7.According to the MPX bus protocol, SHD0 and SHD1 can be driven by multiple bus masters beginning two cycles after TS. Timing is the same as ARTRY, that is, the signal is high impedance for a fraction of a cycle, then negated for up to an entire cycle (crossing a bus cycle boundary) before being three-stated again. The nominal precharge width for SHD0 and SHD1 is 1.0 tSYSCLK. The edges of the precharge vary depending on the programmed ratio of core to bus (PLL configurations).8.BMODE[0:1] and BVSEL[0:1] are mode select inputs. BMODE[0:1] are sampled before and after HRESET negation. BVSEL[0:1] are sampled before HRESET negation. These parameters represent the input setup and hold times for each sample. These values are guaranteed by design and not tested. BMODE[0:1] must remain stable after the second sample; BVSEL[0:1] must remain stable after the first (and only) sample. See Figure5 for sample timing.
MPC7448 RISC Microprocessor Hardware Specifications,Rev. 4
18
Freescale Semiconductor
Electrical and Thermal Characteristics
Figure4 provides the AC test load for the MPC7448.
Output
Z0 = 50 Ω
RL = 50 Ω
OVDD/2
Figure4. AC Test Load
Figure5 provides the BMODE[0:1] input timing diagram for the MPC7448. These mode select inputs are sampled once before and once after HRESET negation.SYSCLK
VM
VM
HRESETBMODE[0:1]
1st Sample
VM = Midpoint Voltage (OVDD/2)
2nd Sample
Figure5. BMODE[0:1] Input Sample Timing DiagramMPC7448 RISC Microprocessor Hardware Specifications,Rev. 4
Freescale Semiconductor
19
Electrical and Thermal Characteristics
Figure6 provides the input/output timing diagram for the MPC7448.
SYSCLK
VM
tAVKHtIVKHtMVKH
All Inputs
tKHAVtKHDV
All Outputs(Except TS,
ARTRY, SHD0, SHD1)tKHOE
VM
tAXKHtIXKHtMXKH
VM
tKHAXtKHDXtKHOX
tKHOV
All Outputs(Except TS,
ARTRY, SHD0, SHD1)tKHOZ
tKHTSPZ
tKHTSVtKHTSX
tKHTSV
TS
tKHARPZ
tKHARV
ARTRY,SHD0,SHD1tKHARPtKHARX
VM = Midpoint Voltage (OVDD/2)
Figure6. Input/Output Timing Diagram
MPC7448 RISC Microprocessor Hardware Specifications,Rev. 4
20
Freescale Semiconductor
Electrical and Thermal Characteristics
5.2.3IEEE Std. 1149.1 AC Timing Specifications
Table10 provides the IEEE Std. 1149.1 (JTAG) AC timing specifications as defined in Figure8 through Figure11.
Table10. JTAG AC Timing Specifications (Independent of SYSCLK)1
At recommended operating conditions. See Table4.
Parameter
TCK frequency of operationTCK cycle time
TCK clock pulse width measured at 1.4 VTCK rise and fall timesTRST assert timeInput setup times:
Boundary-scan dataTMS, TDI
Input hold times:
Boundary-scan dataTMS, TDI
Valid times:
Boundary-scan dataTDO
Output hold times:Boundary-scan dataTDO
TCK to output high impedance:Boundary-scan dataTDO
SymbolfTCLKtTCLKtJHJLtJR and tJFtTRSTtDVJHtIVJHtDXJHtIXJHtJLDVtJLOVtJLDXtJLOXtJLDZtJLOZ
Min03015—2540202544303033
Max33.3——2———
UnitMHznsnsnsnsns
Notes
23
ns
——
ns
2025
ns
——
ns
199
3
4
4
4, 5
Notes:
1.All outputs are measured from the midpoint voltage of the falling/rising edge of TCLK to the midpoint of the signal in question. The output timings are measured at the pins. All output timings assume a purely resistive 50-Ω load (see Figure7). Time-of-flight delays must be added for trace lengths, vias, and connectors in the system.2.TRST is an asynchronous level sensitive signal. The time is for test purposes only.3.Non-JTAG signal input timing with respect to TCK.4.Non-JTAG signal output timing with respect to TCK.5.Guaranteed by design and characterization.
MPC7448 RISC Microprocessor Hardware Specifications,Rev. 4
Freescale Semiconductor
21
Electrical and Thermal Characteristics
Figure7 provides the AC test load for TDO and the boundary-scan outputs of the MPC7448.
Output
Z0 = 50 Ω
OVDD/2
RL = 50 Ω
Figure7. Alternate AC Test Load for the JTAG Interface
Figure8 provides the JTAG clock input timing diagram.
TCLK
VM
tJHJL
tTCLK
VM = Midpoint Voltage (OVDD/2)VM
VM
tJR
tJF
Figure8. JTAG Clock Input Timing Diagram
Figure9 provides the TRST timing diagram.TRSTVM
tTRST
VM = Midpoint Voltage (OVDD/2)
VM
Figure9. TRST Timing Diagram
Figure10 provides the boundary-scan timing diagram.
TCK
VMtDVJHBoundaryData Inputs
tJLDVtJLDXBoundaryData Outputs
tJLDZBoundaryData Outputs
Output Data ValidVM = Midpoint Voltage (OVDD/2)
Output Data ValidInputData ValidVMtDXJHFigure10. Boundary-Scan Timing Diagram
MPC7448 RISC Microprocessor Hardware Specifications,Rev. 4
22
Freescale Semiconductor
Electrical and Thermal Characteristics
Figure11 provides the test access port timing diagram.
TCK
VM
tIVJH
TDI, TMS
tJLOVtJLOX
TDO
tJLOZ
TDO
Output Data Valid
VM = Midpoint Voltage (OVDD/2)
Output Data Valid
InputData Valid
VM
tIXJH
Figure11. Test Access Port Timing Diagram
5.3Voltage and Frequency Derating
Voltage and frequency derating is no longer supported for part numbers described by this document beginning with datecode 0613. (See Section11, “Part Numbering and Marking,” for information on date code markings.) It is supported by some MPC7448 part numbers which target low-power applications; see Section11.2, “Part Numbers Not Fully Addressed by This Document” and the referenced MPC7448 Hardware Specification Addenda for more information on these low-power devices. For those devices which previously supported this feature, information has been archived in the Chip Errata for the MPC7448 (document order no. MPC7448CE).
MPC7448 RISC Microprocessor Hardware Specifications,Rev. 4
Freescale Semiconductor
23
Pin Assignments
6Pin Assignments
Figure12 (in Part A) shows the pinout of the MPC7448, 360 high coefficient of thermal expansion ceramic ball grid array (HCTE) package as viewed from the top surface. PartB shows the side profile of the HCTE package to indicate the direction of the top surface view.
Part A
ABCDEFGHJKLMNPRTUVW12345678910111213141516171819Not to Scale
Part B
Substrate AssemblyEncapsulant View DieFigure12. Pinout of the MPC7448, 360 HCTE Package as Viewed from the Top Surface
MPC7448 RISC Microprocessor Hardware Specifications,Rev. 4
24
Freescale Semiconductor
Pinout Listings
7Pinout Listings
Table11 provides the pinout listing for the MPC7448, 360 HCTE package. The pinouts of the MPC7448 and MPC7447A are compatible, but the requirements regarding the use of the additional power and ground pins have changed. The MPC7448 requires these pins be connected to the appropriate power or ground plane to achieve high core frequencies; see Section9.3, “Connection Recommendations,” for additional information. As a result, these pins should be connected in all new designs.
Additionally, the MPC7448 may be populated on a board designed for a MPC7447 (or MPC7445 or MPC7441), provided the core voltage can be made to match the requirements in Table4 and all pins defined as ‘no connect’ for the MPC7447 are unterminated, as required by the MPC7457 RISC
Microprocessor Hardware Specifications. The MPC7448 uses pins previously marked ‘no connect’ for the temperature diode pins and for additional power and ground connections. The additional power and ground pins are required to achieve high core frequencies and core frequency will be limited if they are not connected; see Section9.3, “Connection Recommendations,” for additional information. Because these ‘no connect’ pins in the MPC7447 360 pin package are not driven in functional mode, an MPC7447 can be populated in an MPC7448 board.
NOTE
Caution must be exercised when performing boundary scan test operations on a board designed for an MPC7448, but populated with an MPC7447 or earlier device. This is because in the MPC7447 it is possible to drive the latches associated with the former ‘no connect’ pins in the MPC7447, potentially causing contention on those pins. To prevent this, ensure that these pins are not connected on the board or, if they are connected, ensure that the states of internal MPC7447 latches do not cause these pins to be driven during board testing.
For the MPC7448, pins that were defined as the TEST[0:4] factory test signal group on the MPC7447A and earlier devices have been assigned new functions. For most of these, the termination recommendations for the TEST[0:4] pins of the MPC7447A are compatible with the MPC7448 and will allow correct operation with no performance loss. The exception is BVSEL1 (TEST3 on the MPC7447A and earlier devices), which may require a different termination depending which I/O voltage mode is desired; see Table3 for more information.
NOTE
This pinout is not compatible with the MPC750, MPC7400, or MPC7410 360 BGA package.
MPC7448 RISC Microprocessor Hardware Specifications,Rev. 4
Freescale Semiconductor
25
Pinout Listings
G
Signal NameA[0:35]
Table11. Pinout Listing for the MPC7448, 360 HCTE Package
Pin Number
E11, H1, C11, G3, F10, L2, D11, D1, C10, G2, D12, L3, G4, T2, F4, V1, J4, R2, K5, W2, J2, K4, N4, J3, M5, P5, N3, T1, V2, U1, N5, W1, B12, C4, G10, B11R1
C1, E3, H6, F5, G7N2A8M1G9F8D2B7E10J1A3B1H2
R15, W15, T14, V16, W16, T15, U15, P14, V13, W13, T13, P13, U14, W14, R12, T12, W12, V12, N11, N10, R11, U11, W11, T11, R10, N9, P10, U10, R9, W10, U9, V9, W5, U6, T5, U5, W7, R6, P7, V6, P17, R19, V18, R18, V19, T19, U19, W19, U18, W17, W18, T16, T18, T17, W3, V17, U4, U8, U7, R7, P6, R8, W8, T8M2A12B6
T3, W4, T4, W9, M6, V3, N8, W6R3
G1, K1, P1, N1A11E2
B5, C3, D6, D13, E17, F3, G17, H4, H7, H9, H11, H13, J6, J8, J10, J12, K7, K3, K9, K11, K13, L6, L8, L10, L12, M4, M7, M9, M11, M13, N7, P3, P9, P12, R5, R14, R17, T7, T10, U3, U13, U17, V5, V8, V11, V15A17, A19, B13, B16, B18, E12, E19, F13, F16, F18, G19, H18, J14, L14, M15, M17, M19, N14, N16, P15, P19G12, N13B2D8D4
ActiveHigh
I/OI/O
Notes2
AACKAP[0:4]ARTRYAVDDBGBMODE0BMODE1BRBVSEL0BVSEL1CICKSTP_INCKSTP_OUTCLK_OUTD[0:63]
LowHighLow—LowLowLowLowHighHighLowLowLowHighHigh
InputI/OI/OInputInputInputInputOutputInputInputOutputInputOutputOutputI/O
1, 61, 204523
DBGDFS2DFS4DP[0:7]DRDYDTI[0:3]EXT_QUALGBLGND
LowLowLowHighLowHighHighLow—
InputInputInputI/OOutputInputInputI/O—
78920, 2112, 20, 21
GND
GND_SENSEHITHRESETINTL2_TSTCLK
——LowLowLowHighHigh
——OutputInputInputInputInput
15197
L1_TSTCLK 8
B3
910
MPC7448 RISC Microprocessor Hardware Specifications,Rev. 4
26
Freescale Semiconductor
Pinout Listings
Table11. Pinout Listing for the MPC7448, 360 HCTE Package (continued)
Signal NameLVRAMNC (no connect)
B10
A6, A14, A15, B14, B15, C14, C15, C16, C17, C18, C19, D14, D15, D16, D17, D18, D19, E14, E15, F14, F15, G14, G15, H15, H16, J15, J16, J17, J18, J19, K15, K16, K17, K18, K19, L15, L16, L17, L18, L19E8C9
B4, C2, C12, D5, F2, H3, J5, K2, L5, M3, N6, P2, P8, P11, R4, R13, R16, T6, T9, U2, U12, U16, V4, V7, V10, V14E18, G18
B8, C8, C7, D7, A7D10D9A9G5P4E4, H5F9A2A10K6E1F11C6B9A4L1N18N19F1A5L4G6, F7, E7E5, E6, F6, E9, C5D3
H8, H10, H12, J7, J9, J11, J13, K8, K10, K12, K14, L7, L9, L11, L13, M8, M10, M12
A13, A16, A18, B17, B19, C13, E13, E16, F12, F17, F19, G11, G16, H14, H17, H19, M14, M16, M18, N15, N17, P16, P18
Pin Number
Active——
I/O——
Notes12, 20, 22
11
LSSD_MODEMCPOVDD
OVDD_SENSEPLL_CFG[0:4]PLL_CFG[5]PMON_INPMON_OUTQACKQREQSHD[0:1]SMISRESETSYSCLKTATBENTBSTTCKTDITDOTEATEMP_ANODETEMP_CATHODETMSTRSTTSTSIZ[0:2]TT[0:4]WTVDDVDD
LowLow——HighHighLowLowLowLowLowLowLow—LowHighLowHighHighHighLow——HighLowLowHighHighLow——
InputInput——InputInputInputOutputInputOutputI/OInputInputInputInputInputOutputInputInputOutputInput——InputInputI/OOutputI/OOutput——
6, 12
169, 2013
3
6
171766, 143
15
MPC7448 RISC Microprocessor Hardware Specifications,Rev. 4
Freescale Semiconductor
27
Pinout Listings
Table11. Pinout Listing for the MPC7448, 360 HCTE Package (continued)
Signal NameVDD_SENSE
G13, N12
Pin Number
Active—
I/O—
Notes18
Notes:
1.OVDD supplies power to the processor bus, JTAG, and all control signals, and is configurable. (VDD supplies power to the processor core, and AVDD supplies power to the PLL after filtering from VDD). To program the I/O voltage, see Table3. If used, the pull-down resistor should be less than 250Ω. Because these settings may change in future products, it is recommended BVSEL[0:1] be configured using resistor options, jumpers, or some other flexible means, with the capability to reconfigure the termination of this signal in the future if necessary. For actual recommended value of Vin or supply voltages see Table4. 2.Unused address pins must be pulled down to GND and corresponding address parity pins pulled up to OVDD.
3.These pins require weak pull-up resistors (for example, 4.7 KΩ) to maintain the control signals in the negated state after they have been actively negated and released by the MPC7448 and other bus masters.
4.This signal selects between MPX bus mode (asserted) and 60x bus mode (negated) and will be sampled at HRESET going high.
5.This signal must be negated during reset, by pull-up resistor to OVDD or negation by ¬HRESET (inverse of HRESET), to ensure proper operation.6.Internal pull up on die. 7.Not used in 60x bus mode.
8.These signals must be pulled down to GND if unused, or if the MPC7448 is in 60x bus mode.
9.These input signals are for factory use only and must be pulled down to GND for normal machine operation.
10.This test signal is recommended to be tied to HRESET; however, other configurations will not adversely affect performance.11.These signals are for factory use only and must be left unconnected for normal machine operation. Some pins that were NCs on the MPC7447, MPC7445, and MPC7441 have now been defined for other purposes.
12.These input signals are for factory use only and must be pulled up to OVDD for normal machine operation.
13.This pin can externally cause a performance monitor event. Counting of the event is enabled through software.
14.This signal must be asserted during reset, by pull down to GND or assertion by HRESET, to ensure proper operation.
15.These pins were NCs on the MPC7447, MPC7445, and MPC7441. See Section9.3, “Connection Recommendations,” for more information.
16.These pins were OVDD pins on the MPC7447, MPC7445, and MPC7441. These pins are internally connected to OVDD and are intended to allow an external device (such as a power supply) to detect the I/O voltage level present inside the device package. If unused, it is recommended they be connected to test points to facilitate system debug; otherwise, they may be connected directly to OVDD or left unconnected.
17.These pins provide connectivity to the on-chip temperature diode that can be used to determine the die junction temperature of the processor. These pins may be left unterminated if unused.
18.These pins are internally connected to VDD and are intended to allow an external device (such as a power supply) to detect the processor core voltage level present inside the device package. If unused, it is recommended they be connected to test points to facilitate system debug; otherwise, they may be connected directly to VDD or left unconnected.
19.These pins are internally connected to GND and are intended to allow an external device to detect the processor ground voltage level present inside the device package. If unused, it is recommended they be connected to test points to facilitate system debug; otherwise, they may be connected directly to GND or left unconnected.
20.These pins were in the TEST[0:4] factory test pin group on the MPC7447A, MPC7447, MPC7445, and MPC7441. They have been assigned new functions on the MPC7448.
21.These pins can be used to enable the supported dynamic frequency switching (DFS) modes via hardware. If both are pulled down, DFS mode is disabled completely and cannot be enabled via software. If unused, they should be pulled up to OVDD to allow software control of DFS. See the MPC7450 RISC Microprocessor Family Reference Manual for more information.22.This pin is provided to allow operation of the L2 cache at low core voltages and is for factory use only. See the MPC7450 RISC Microprocessor Family Reference Manual for more information.
MPC7448 RISC Microprocessor Hardware Specifications,Rev. 4
28
Freescale Semiconductor
Package Description
8Package Description
The following sections provide the package parameters and mechanical dimensions for the HCTE package.
8.1Package Parameters for the MPC7448, 360 HCTE BGA
The package parameters are as provided in the following list. The package type is 25 × 25 mm, 360-lead high coefficient of thermal expansion ceramic ball grid array (HCTE).
Package outline25 × 25 mmInterconnects360 (19 × 19 ball array – 1)Pitch1.27 mm (50 mil)Minimum module height2.32 mmMaximum module height2.80 mmBall diameter0.89 mm (35 mil)Coefficient of thermal expansion12.3 ppm/°C
MPC7448 RISC Microprocessor Hardware Specifications,Rev. 4
Freescale Semiconductor
29
Package Description
8.2Mechanical Dimensions for the MPC7448, 360 HCTE BGA
Figure13 provides the mechanical dimensions and bottom surface nomenclature for the MPC7448, 360 HCTE BGA package.
2X0.2DD3A1 CORNERCapacitor RegionNOTES:
1.Dimensioning and
tolerancing per ASME Y14.5M, 1994
2.Dimensions in millimeters.3.Top side A1 corner index is a
metalized feature with
various shapes. Bottom side A1 corner is designated with a ball missing from the array.
BD1D20.15AA1E3EE1E2E4Millimeters
DimA
Min2.320.800.70—0.82—8.0—7.2
Max2.801.000.900.60.9311.3—6.57.4
2X0.2CA1
D412345678910111213141516171819WVUTRPNMLKJHGFEDCBAA2A3bDD1
A3A2A1A0.35A25.00 BSC
D2D3D4eEE1E2E3E4
1.27 BSC25.00 BSC—8.0—7.9
11.3—6.58.1
e360Xb0.3ABC0.15A
Figure13. Mechanical Dimensions and Bottom Surface Nomenclature for the MPC7448,
360 HCTE BGA Package
MPC7448 RISC Microprocessor Hardware Specifications,Rev. 4
30
Freescale Semiconductor
Package Description
8.3Package Parameters for the MPC7448, 360 HCTE LGA
The package parameters are as provided in the following list. The package type is 25 × 25 mm, 360 pin high coefficient of thermal expansion ceramic land grid array (HCTE).
Package outline25 × 25 mmInterconnects360 (19 × 19 ball array – 1)Pitch1.27 mm (50 mil)Minimum module height1.52 mmMaximum module height1.80 mmPad diameter0.89 mm (35 mil)Coefficient of thermal expansion12.3 ppm/°C
MPC7448 RISC Microprocessor Hardware Specifications,Rev. 4
Freescale Semiconductor
31
Package Description
8.4Mechanical Dimensions for the MPC7448, 360 HCTE LGA
Figure13 provides the mechanical dimensions and bottom surface nomenclature for the MPC7448, 360 HCTE LGA package.
2X0.2DD3A1 CORNERCapacitor RegionNOTES:
1.Dimensioning and
tolerancing per ASME Y14.5M, 1994
2.Dimensions in millimeters3.Top side A1 corner index is a
metalized feature with
various shapes. Bottom side A1 corner is designated with a pad missing from the array.
BD1D20.15AA1E3EE1E2E4Millimeters
DimA
Min1.520.70—0.82—8.0—7.2
Max1.800.900.60.9311.3—6.57.4
2X0.2CA1
D412345678910111213141516171819WVUTRPNMLKJHGFEDCBAA2bDD1D2
A2A1A0.35A25.00 BSC
D3D4eEE1E2E3E4
1.27 BSC25.00 BSC—8.0—7.9
11.3—6.58.1
e360Xb0.3ABC0.15A
Figure14. Mechanical Dimensions and Bottom Surface Nomenclature for the MPC7448,
360 HCTE LGA Package
MPC7448 RISC Microprocessor Hardware Specifications,Rev. 4
32
Freescale Semiconductor
Package Description
8.5
Package Parameters for the MPC7448, 360 HCTE RoHS-Compliant BGA
The package parameters are as provided in the following list. The package type is 25 × 25 mm, 360-lead high coefficient of thermal expansion ceramic ball grid array (HCTE) with RoHS-compliant lead-free spheres.
Package outline25 × 25 mmInterconnects360 (19 × 19 ball array – 1)Pitch1.27 mm (50 mil)Minimum module height1.92 mmMaximum module height2.40 mmBall diameter0.75 mm (30 mil)Coefficient of thermal expansion12.3 ppm/°C
MPC7448 RISC Microprocessor Hardware Specifications,Rev. 4
Freescale Semiconductor
33
Package Description
8.6
Mechanical Dimensions for the MPC7448, 360 HCTE RoHS-Compliant BGA
Figure13 provides the mechanical dimensions and bottom surface nomenclature for the MPC7448, 360 HCTE BGA package with RoHS-compliant lead-free spheres.
2X0.2DD3A1 CORNERCapacitor RegionNOTES:
1.Dimensioning and
tolerancing per ASME Y14.5M, 1994
2.Dimensions in millimeters.3.Top side A1 corner index is a
metalized feature with
various shapes. Bottom side A1 corner is designated with a ball missing from the array.4.Dimension A1 represents the
collapsed sphere diameter.
BD1D20.15AA1E3EE1E2E4Millimeters
DimAA1 4
D4Min1.920.400.70—0.60—8.0—7.2
Max2.400.600.900.60.9011.3—6.57.4
2X0.2CA2A3
WVUTRPNMLKJHGFEDCBA12345678910111213141516171819bDD1
A3A2A1A0.35A25.00 BSC
D2D3D4eEE1E2E3E4
1.27 BSC25.00 BSC—8.0—7.9
11.3—6.58.1
e360Xb0.3ABC0.15A
Figure15. Mechanical Dimensions and Bottom Surface Nomenclature for the MPC7448,
360 HCTE RoHS-Compliant BGA Package
MPC7448 RISC Microprocessor Hardware Specifications,Rev. 4
34
Freescale Semiconductor
System Design Information
9System Design Information
This section provides system and thermal design requirements and recommendations for successful application of the MPC7448.
9.1Clocks
The following sections provide more detailed information regarding the clocking of the MPC7448.
9.1.1PLL Configuration
The MPC7448 PLL is configured by the PLL_CFG[0:5] signals. For a given SYSCLK (bus) frequency, the PLL configuration signals set the internal CPU and VCO frequency of operation. The PLL
configuration for the MPC7448 is shown in Table12. In this example, shaded cells represent settings that, for a given SYSCLK frequency, result in core and/or VCO frequencies that do not comply with Table8. When enabled, dynamic frequency switching (DFS) also affects the core frequency by halving or
quartering the bus-to-core multiplier; see Section9.7.5, “Dynamic Frequency Switching (DFS),” for more information. Note that when DFS is enabled the resulting core frequency must meet the adjusted minimum core frequency requirements (fcore_DFS) described in Table8. Note that the PLL_CFG[5] is currently used for factory test only and should be tied low, and that the MPC7448 PLL configuration settings are compatible with the MPC7447A PLL configuration settings when PLL_CFG[5]=0.
Table12. MPC7448 Microprocessor PLL Configuration Example
Example Core and VCO Frequency in MHz
PLL_CFG[0:5]
Bus (SYSCLK) Frequency
Bus-to-Core Core-to-VCO Multiplier 5Multiplier 5
2x 63x 64x 65x5.5x6x6.5x7x7.5x8x8.5x9x9.5x10x10.5x
1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x
600633667700
600638675712750938
623664706747789830872
60065070075080085090095010001050
6677338008669311000106411311197126413331397
667835919100210861169125313361417150015831667
60080010001100120013001400150016001700
33.3
MHz
50MHz
66.6MHz
75MHz
83MHz
100MHz
133MHz
167MHz
200MHz
010000100000101000101100100100110100010100001000000100110000011000011110011100101010100010
MPC7448 RISC Microprocessor Hardware Specifications,Rev. 4
Freescale Semiconductor
35
System Design Information
Table12. MPC7448 Microprocessor PLL Configuration Example (continued)
Example Core and VCO Frequency in MHz
PLL_CFG[0:5]
Bus (SYSCLK) Frequency
Bus-to-Core Core-to-VCO Multiplier 5Multiplier 5
11x11.5x12x12.5x13x13.5x14x15x16x17x18x20x21x24x28x
PLL bypassPLL off
1x1x1x1x1x1x1x1x1x1x1x1x1x1x1x
600667700800933
6006256506757007508008509001000105012001400
PLL off, SYSCLK clocks core circuitry directly
PLL off, no core clocking occurs
33.3
MHz
50MHz
66.6MHz7337668008338659009331000106611321200133213991600
75MHz82586390093897510131050112512001275135015001575
83MHz913955996103810791121116212451328141715001666
100MHz1100115012001250130013501400150016001700
133MHz1467153316001667
167MHz
200MHz
100110000000101110111110010110111000110010000110110110000010001010001110010010011010111010001100111100
Notes:
1.PLL_CFG[0:5] settings not listed are reserved.
2.The sample bus-to-core frequencies shown are for reference only. Some PLL configurations may select bus, core, or VCO frequencies which are not useful, not supported, or not tested for by the MPC7448; see Section5.2.1, “Clock AC Specifications,” for valid SYSCLK, core, and VCO frequencies.
3.In PLL-bypass mode, the SYSCLK input signal clocks the internal processor directly and the PLL is disabled. However, the bus interface unit requires a 2x clock to function. Therefore, an additional signal, EXT_QUAL, must be driven at half the
frequency of SYSCLK and offset in phase to meet the required input setup tIVKH and hold time tIXKH (see Table9). The result will be that the processor bus frequency will be one-half SYSCLK, while the internal processor is clocked at SYSCLK frequency. This mode is intended for factory use and emulator tool use only.
Note: The AC timing specifications given in this document do not apply in PLL-bypass mode.4.In PLL-off mode, no clocking occurs inside the MPC7448 regardless of the SYSCLK input.
5.Applicable when DFS modes are disabled. These multipliers change when operating in a DFS mode. See Section9.7.5, “Dynamic Frequency Switching (DFS)” for more information.
6. Bus-to-core multipliers less than 5x require that assertion of AACK be delayed by one or two bus cycles to allow the
processor to generate a response to a snooped transaction. See the MPC7450 RISC Microprocessor Reference Manual for more information.
MPC7448 RISC Microprocessor Hardware Specifications,Rev. 4
36
Freescale Semiconductor
System Design Information
9.1.2System Bus Clock (SYSCLK) and Spread Spectrum Sources
Spread spectrum clock sources are an increasingly popular way to control electromagnetic interference emissions (EMI) by spreading the emitted noise to a wider spectrum and reducing the peak noise
magnitude in order to meet industry and government requirements. These clock sources intentionally add long-term jitter in order to diffuse the EMI spectral content. The jitter specification given in Table8 considers short-term (cycle-to-cycle) jitter only and the clock generator’s cycle-to-cycle output jitter should meet the MPC7448 input cycle-to-cycle jitter requirement. Frequency modulation and spread are separate concerns, and the MPC7448 is compatible with spread spectrum sources if the recommendations listed in Table13 are observed.
Table13. Spread Spectrum Clock Source Recommendations
At recommended operating conditions. See Table4.
Parameter
Frequency modulationFrequency spread
Min——
Max501.0
UnitkHz%
Notes11, 2
Notes:
1.Guaranteed by design
2.SYSCLK frequencies resulting from frequency spreading, and the resulting core and VCO frequencies, must meet the minimum and maximum specifications given in Table8.
It is imperative to note that the processor’s minimum and maximum SYSCLK, core, and VCO frequencies must not be exceeded regardless of the type of clock source. Therefore, systems in which the processor is operated at its maximum rated core or bus frequency should avoid violating the stated limits by using down-spreading only.
9.2Power Supply Design and Sequencing
The following sections provide detailed information regarding power supply design for the MPC7448.
9.2.1Power Supply Sequencing
The MPC7448 requires its power rails and clock to be applied in a specific sequence to ensure proper device operation and to prevent device damage. The power sequencing requirements are as follows:•AVDD must be delayed with respect to VDD by the RC time constant of the PLL filter circuit described in Section9.2.2, “PLL Power Supply Filtering”. This time constant is nominally 100µs.•OVDD may ramp anytime before or after VDD and AVDD.
Additionally, the following requirements exist regarding the application of SYSCLK:
•The voltage at the SYSCLK input must not exceed VDD until VDD has ramped to 0.9V.
•The voltage at the SYSCLK input must not exceed OVDD by more 20% during transients (see overshoot/undershoot specifications in Figure2) or 0.3V DC (see Table2) at any time.
MPC7448 RISC Microprocessor Hardware Specifications,Rev. 4
Freescale Semiconductor
37
System Design Information
These requirements are shown graphically in Figure16.
no restrictions between OVDD and VDD
OVDDVDDAVDD
0.9 V100μs (nominal) delay from VDD to AVDDlimit imposed by OVDD if VDD ramps up firstlimit imposed by VDD if OVDD ramps up first0.9 VSYSCLKFigure16. MPC7448 Power Up Sequencing Requirements
Certain stipulations also apply to the manner in which the power rails of the MPC7448 power down, as follows:
•OVDD may ramp down any time before or after VDD.
•The voltage at the SYSCLK input must not exceed VDD once VDD has ramped down below 0.9V.•The voltage at the SYSCLK input must not exceed OVDD by more 20% during transients (see overshoot/undershoot specifications in Figure2) or 0.3V DC (see Table2) at any time.
MPC7448 RISC Microprocessor Hardware Specifications,Rev. 4
38
Freescale Semiconductor
System Design Information
no restrictions between VDD and OVDD
OVDDVDDAVDD
0.9 Vlimit imposed by OVDD if OVDD ramps down firstno restrictions between VDD and AVDD
limit imposed by VDD if VDD ramps down first0.9 VSYSCLK
note also restrictions between SYSCLK and OVDD
Figure17. MPC7448 Power Down Sequencing Requirements
There is no requirement regarding AVDD during power down, but it is recommended that AVDD track VDD within the RC time constant of the PLL filter circuit described in Section9.2.2, “PLL Power Supply Filtering” (nominally 100µs).
9.2.2PLL Power Supply Filtering
The AVDD power signal is provided on the MPC7448 to provide power to the clock generation PLL. To ensure stability of the internal clock, the power supplied to the AVDD input signal should be filtered of any noise in the 500-KHz to 10-MHz resonant frequency range of the PLL. The circuit shown in Figure18 using surface mount capacitors with minimum effective series inductance (ESL) is strongly recommended. In addition to filtering noise from the AVDD input, it also provides the required delay between VDD and AVDD as described in Section9.2.1, “Power Supply Sequencing.”
The circuit should be placed as close as possible to the AVDD pin to minimize noise coupled from nearby circuits. It is often possible to route directly from the capacitors to the AVDD pin, which is on the periphery of the device footprint.
10 Ω
VDD
2.2 µF
2.2 µF
Low ESL Surface Mount Capacitors
AVDD
GND
Figure18. PLL Power Supply Filter Circuit
MPC7448 RISC Microprocessor Hardware Specifications,Rev. 4
Freescale Semiconductor
39
System Design Information
9.2.3Transient Specifications
The ensure the long-term reliability of the device, the MPC7448 requires that transients on the core power rail (VDD) be constrained. The recommended operating voltage specifications provided in Table4 are DC specifications. That is, the device may be operated continuously with VDD within the specified range without adversely affecting the device’s reliability. Excursions above the stated recommended operation range, including overshoot during power-up, can impact the long-term reliability of the device. Excursions are described by their amplitude and duration. Duration is defined as the time period during which the VDD power plane, as measured at the VDD_SENSE pins, will be within a specific voltage range, expressed as percentage of the total time the device will be powered up over the device lifetime. In practice, the period over which transients are measured can be any arbitrary period of time that accurately represents the expected range of processor and system activity. The voltage ranges and durations for normal operation and transients are described in Table14.
Table14. VDD Power Supply Transient Specifications
At recommended operating temperatures. See Table4.
Voltage Range (V)
Voltage Region
Min
NormalLow TransientHigh Transient
VDD minimumVDD maximum
1.35V
MaxVDD maximum
1.35V1.40V
Permitted Duration 1100%10%0.2%
Notes22, 34
Notes:
1.Permitted duration is defined as the percentage of the total time the device is powered on that the VDD power supply voltage may exist within the specified voltage range.2.See Table4 for nominal VDD specifications.
3. To simplify measurement, excursions into the High Transient region are included in this duration.4.Excursions above the absolute maximum rating of 1.4V are not permitted; see Table2.
Note that, to simplify transient measurements, the duration of the excursion into the High Transient region is also included in the Low Transient duration, so that only the time the voltage is above each threshold must be considered. Figure19 shows an example of measuring voltage transients.
T1.40V
High Transient
1.35V
VDD (maximum)VDD (nominal)
AVDD (minimum)
A + B < T • 10%C < T • 0.2%
CBLow TransientNormal
Figure19. Voltage Transient Example
MPC7448 RISC Microprocessor Hardware Specifications,Rev. 4
40
Freescale Semiconductor
System Design Information
9.2.4Decoupling Recommendations
Due to the MPC7448 dynamic power management feature, large address and data buses, and high
operating frequencies, the MPC7448 can generate transient power surges and high frequency noise in its power supply, especially while driving large capacitive loads. This noise must be prevented from reaching other components in the MPC7448 system, and the MPC7448 itself requires a clean, tightly regulated source of power. Therefore, it is recommended that the system designer use sufficient decoupling
capacitors, typically one capacitor for every VDD pin, and a similar amount for the OVDD pins, placed as close as possible to the power pins of the MPC7448. It is also recommended that these decoupling
capacitors receive their power from separate VDD, OVDD, and GND power planes in the PCB, using short traces to minimize inductance.
These capacitors should have a value of 0.01 or 0.1 µF. Only ceramic surface mount technology (SMT) capacitors should be used to minimize lead inductance. Orientations where connections are made along the length of the part, such as 0204, are preferable but not mandatory. Consistent with the
recommendations of Dr. Howard Johnson in High Speed Digital Design: A Handbook of Black Magic (Prentice Hall, 1993) and contrary to previous recommendations for decoupling Freescale
microprocessors, multiple small capacitors of equal value are recommended over using multiple values of capacitance.
In addition, it is recommended that there be several bulk storage capacitors distributed around the PCB, feeding the VDD and OVDD planes, to enable quick recharging of the smaller chip capacitors. These bulk capacitors should have a low equivalent series resistance (ESR) rating to ensure the quick response time necessary. They should also be connected to the power and ground planes through two vias to minimize inductance. Suggested bulk capacitors are 100–330 µF (AVX TPS tantalum or Sanyo OSCON).
9.3Connection Recommendations
To ensure reliable operation, it is highly recommended to connect unused inputs to an appropriate signal level. Unless otherwise noted, unused active low inputs should be tied to OVDD and unused active high inputs should be connected to GND. All NC (no connect) signals must remain unconnected.
Power and ground connections must be made to all external VDD, OVDD, and GND pins in the MPC7448. For backward compatibility with the MPC7447, MPC7445, and MP7441, or for migrating a system originally designed for one of these devices to the MPC7448, the new power and ground signals (formerly NC, see Table11) may be left unconnected if the core frequency is 1GHz or less. Operation above 1GHz requires that these additional power and ground signals be connected, and it is strongly recommended that all new designs include the additional connections. See also Section7, “Pinout Listings,” for additional information.
The MPC7448 provides VDD_SENSE, OVDD_SENSE, and GND_SENSE pins. These pins connect directly to the power/ground planes in the device package and are intended to allow an external device to measure the voltage present on the VDD, OVDD and GND planes in the device package. The most common use for these signals is as a feedback signal to a power supply regulator to allow it to compensate for board losses and supply the correct voltage at the device. (Note that all voltage parameters are specified at the pins of the device.) If not used for this purpose, it is recommended that these signals be connected to test points that can be used in the event that an accurate measurement of the voltage at the device is needed during system debug. Otherwise, these signals should be connected to the appropriate power/ground planes on the circuit board or left unconnected.
MPC7448 RISC Microprocessor Hardware Specifications,Rev. 4
Freescale Semiconductor
41
System Design Information
9.4Output Buffer DC Impedance
The MPC7448 processor bus drivers are characterized over process, voltage, and temperature. To measure Z0, an external resistor is connected from the chip pad to OVDD or GND. The value of each resistor is varied until the pad voltage is OVDD/2. Figure20 shows the driver impedance measurement.
OVDD
RN
SW2
Data
Pad
SW1
RP
OGND
Figure20. Driver Impedance Measurement
The output impedance is the average of two components—the resistances of the pull-up and pull-down devices. When data is held low, SW2 is closed (SW1 is open), and RN is trimmed until the voltage at the pad equals OVDD/2. RN then becomes the resistance of the pull-down devices. When data is held high, SW1 is closed (SW2 is open), and RP is trimmed until the voltage at the pad equals OVDD/2. RP then becomes the resistance of the pull-up devices. RP and RN are designed to be close to each other in value. Then, Z0 = (RP + RN)/2.
Table15 summarizes the signal impedance results. The impedance increases with junction temperature and is relatively unaffected by bus voltage.
Table15. Impedance Characteristics
At recommended operating conditions. See Table4
Impedance
Z0
TypicalMaximum
Processor Bus
33–4231–51
UnitΩΩ
9.5Pull-Up/Pull-Down Resistor Requirements
The MPC7448 requires high-resistive (weak: 4.7-KΩ) pull-up resistors on several control pins of the bus interface to maintain the control signals in the negated state after they have been actively negated and released by the MPC7448 or other bus masters. These pins are: TS, ARTRY, SHDO, and SHD1.Some pins designated as being factory test pins must be pulled up to OVDD or down to GND to ensure proper device operation. The pins that must be pulled up to OVDD are LSSD_MODE and TEST[0:3]; the pins that must be pulled down to GND are L1_TSTCLK and TEST[4]. The CKSTP_IN signal should MPC7448 RISC Microprocessor Hardware Specifications,Rev. 4
42
Freescale Semiconductor
System Design Information
likewise be pulled up through a pull-up resistor (weak or stronger: 4.7–1KΩ) to prevent erroneous assertions of this signal.
In addition, the MPC7448 has one open-drain style output that requires a pull-up resistor (weak or stronger: 4.7–1KΩ) if it is used by the system. This pin is CKSTP_OUT. BVSEL0 and BVSEL1 should not be allowed to float, and should be configured either via pull-up or pull-down resistors or actively driven by external logic. If pull-down resistors are used to configure BVSEL0 or BVSEL1, the resistors should be less than 250Ω (see Table11). Because PLL_CFG[0:5] must remain stable during normal operation, strong pull-up and pull-down resistors (1 KΩ or less) are recommended to configure these signals in order to protect against erroneous switching due to ground bounce, power supply noise, or noise coupling.
During inactive periods on the bus, the address and transfer attributes may not be driven by any master and may, therefore, float in the high-impedance state for relatively long periods of time. Because the MPC7448 must continually monitor these signals for snooping, this float condition may cause excessive power draw by the input receivers on the MPC7448 or by other receivers in the system. These signals can be pulled up through weak (10-KΩ) pull-up resistors by the system, address bus driven mode enabled (see the
MPC7450 RISC Microprocessor Family Users’ Manual for more information on this mode), or they may be otherwise driven by the system during inactive periods of the bus to avoid this additional power draw. Preliminary studies have shown the additional power draw by the MPC7448 input receivers to be negligible and, in any event, none of these measures are necessary for proper device operation. The snooped address and transfer attribute inputs are: A[0:35], AP[0:4], TT[0:4], CI, WT, and GBL. If address or data parity is not used by the system, and respective parity checking is disabled through HID1, the input receivers for those pins are disabled and do not require pull-up resistors, therefore they may be left unconnected by the system. If extended addressing is not used (HID0[XAEN]=0), A[0:3] are unused and must be pulled low to GND through weak pull-down resistors; additionally, if address parity checking is enabled (HID1[EBA]=1) and extended addressing is not used, AP[0] must be pulled up to OVDD through a weak pull-up resistor. If the MPC7448 is in 60x bus mode, DTI[0:3] must be pulled low to GND through weak pull-down resistors.
The data bus input receivers are normally turned off when no read operation is in progress and, therefore, do not require pull-up resistors on the bus. Other data bus receivers in the system, however, may require pull-ups or require that those signals be otherwise driven by the system during inactive periods. The data bus signals are D[0:63] and DP[0:7].
9.6JTAG Configuration Signals
Boundary-scan testing is enabled through the JTAG interface signals. The TRST signal is optional in the IEEE1149.1 standard specification, but is typically provided on all processors that implement the
PowerPC architecture. While it is possible to force the TAP controller to the reset state using only the TCK and TMS signals, more reliable power-on reset performance will be obtained if the TRST signal is asserted during power-on reset. Because the JTAG interface is also used for accessing the common on-chip processor (COP) function, simply tying TRST to HRESET is not practical.The COP function of these processors allows a remote computer system (typically a PC with dedicated hardware and debugging software) to access and control the internal operations of the processor. The COP interface connects primarily through the JTAG port of the processor, with some additional status
monitoring signals. The COP port requires the ability to independently assert HRESET or TRST in order MPC7448 RISC Microprocessor Hardware Specifications,Rev. 4
Freescale Semiconductor
43
System Design Information
to fully control the processor. If the target system has independent reset sources, such as voltage monitors, watchdog timers, power supply failures, or push-button switches, then the COP reset signals must be merged into these signals with logic.
The arrangement shown in Figure21 allows the COP port to independently assert HRESET or TRST, while ensuring that the target can drive HRESET as well. If the JTAG interface and COP header will not be used, TRST should be tied to HRESET through a 0-Ω isolation resistor so that it is asserted when the system reset signal (HRESET) is asserted, ensuring that the JTAG scan chain is initialized during power-on. Although Freescale recommends that the COP header be designed into the system as shown in Figure21, if this is not possible, the isolation resistor will allow future access to TRST in the case where a JTAG interface may need to be wired onto the system in debug situations.
The COP header shown in Figure21 adds many benefits—breakpoints, watchpoints, register and memory examination/modification, and other standard debugger features are possible through this interface—and can be as inexpensive as an unpopulated footprint for a header to be added when needed.
The COP interface has a standard header for connection to the target system, based on the 0.025\"
square-post, 0.100\" centered header assembly (often called a Berg header). The connector typically has pin14 removed as a connector key.
There is no standardized way to number the COP header shown in Figure21; consequently, many different pin numbers have been observed from emulator vendors. Some are numbered top-to-bottom then
left-to-right, while others use left-to-right then top-to-bottom, while still others number the pins counter clockwise from pin1 (as with an IC). Regardless of the numbering, the signal placement recommended in Figure21 is common to all known emulators.
The QACK signal shown in Figure21 is usually connected to the bridge chip or other system control logic in a system and is an input to the MPC7448 informing it that it can go into the quiescent state. Under normal operation this occurs during a low-power mode selection. In order for COP to work, the MPC7448 must see this signal asserted (pulled down). While shown on the COP header, not all emulator products drive this signal. If the product does not, a pull-down resistor can be populated to assert this signal. Additionally, some emulator products implement open-drain type outputs and can only drive QACK asserted; for these tools, a pull-up resistor can be implemented to ensure this signal is negated when it is not being driven by the tool. Note that the pull-up and pull-down resistors on the QACK signal are mutually exclusive and it is never necessary to populate both in a system. To preserve correct power-down operation, QACK should be merged through logic so that it also can be driven by the bridge or system logic.
MPC7448 RISC Microprocessor Hardware Specifications,Rev. 4
44
Freescale Semiconductor
System Design Information
From TargetBoard Sources
(if any)
SRESETHRESETQACK1311
HRESETSRESET10 KΩ10 KΩ10 KΩ10 KΩ0 Ω 5SRESETHRESET 6OVDDOVDDOVDDOVDDTRST 6OVDDOVDD
CHKSTP_OUT135791124681012KEY465 115Key
14 2COP Header891372101216
TRSTVDD_SENSE
2 KΩCHKSTP_OUT10 KΩ
10 KΩ
CHKSTP_INTMSTDOTDITCKQACKNCNC
2 KΩ 3
10 KΩ10 KΩ
4
10 KΩ
OVDDOVDDCHKSTP_INTMSTDOTDITCKQACKOVDDOVDD
13No Pin1516COP ConnectorPhysical Pin Out
Notes:
1. RUN/STOP, normally found on pin 5 of the COP header, is not implemented on the MPC7448. Connect pin 5 of the COP header to OVDD with a 10-KΩ pull-up resistor.2. Key location; pin 14 is not physically present on the COP header.
3. Component not populated. Populate only if debug tool does not drive QACK.4. Populate only if debug tool uses an open-drain type output and does not actively negate QACK. 5. If the JTAG interface is implemented, connect HRESET from the target source to TRST from the COP header though an AND gate to TRST of the part. If the JTAG interface is not implemented, connect HRESET from the target source to TRST of the part through a 0-Ω isolation resistor.
6. The COP port and target board should be able to independently assert HRESET and TRST to the processor in order to fully control the processor as shown above.
Figure21. JTAG Interface Connection
MPC7448 RISC Microprocessor Hardware Specifications,Rev. 4
Freescale Semiconductor
45
System Design Information
9.7Power and Thermal Management Information
This section provides thermal management information for the high coefficient of thermal expansion (HCTE) package for air-cooled applications. Proper thermal control design is primarily dependent on the system-level design—the heat sink, airflow, and thermal interface material. The MPC7448 implements several features designed to assist with thermal management, including DFS and the temperature diode. DFS reduces the power consumption of the device by reducing the core frequency; see Section9.7.5.1, “Power Consumption with DFS Enabled,” for specific information regarding power reduction and DFS. The temperature diode allows an external device to monitor the die temperature in order to detect excessive temperature conditions and alert the system; see Section9.7.4, “Temperature Diode,” for more information.
To reduce the die-junction temperature, heat sinks may be attached to the package by several
methods—spring clip to holes in the printed-circuit board or package, and mounting clip and screw
assembly (see Figure22); however, due to the potential large mass of the heat sink, attachment through the printed-circuit board is suggested. In any implementation of a heat sink solution, the force on the die should not exceed ten pounds (45 Newtons).
Heat SinkHeat SinkClipThermal
Interface Material
HCTE BGA PackagePrinted-Circuit BoardFigure22. BGA Package Exploded Cross-Sectional View with Several Heat Sink Options
NOTE
A clip on heat sink is not recommended for LGA because there may not be adequate clearance between the device and the circuit board. A through-hole solution is recommended, as shown in Figure23.
MPC7448 RISC Microprocessor Hardware Specifications,Rev. 4
46
Freescale Semiconductor
System Design Information
Heat SinkHeat SinkClipThermal
Interface Material
HCTE LGA PackagePrinted-Circuit Board
Figure23. LGA Package Exploded Cross-Sectional View with Several Heat Sink Options
There are several commercially-available heat sinks for the MPC7448 provided by the following vendors:
Aavid Thermalloy80 Commercial St.Concord, NH 03301
Internet: www.aavidthermalloy.comAlpha Novatech473 Sapena Ct. #12Santa Clara, CA 95054
Internet: www.alphanovatech.comCalgreg Thermal Solutions60 Alhambra Road, Suite 1Warwick, RI 02886
Internet: www.calgregthermalsolutions.com
International Electronic Research Corporation (IERC)413 North Moss St.Burbank, CA 91502
Internet: www.ctscorp.comTyco ElectronicsChip Coolers™P.O. Box 3668
Harrisburg, PA 17105-3668
Internet: www.tycoelectronics.comWakefield Engineering33 Bridge St.
Pelham, NH 03076
Internet: www.wakefield.com
603-224-9988
408-567-8082
888-732-6100
818-842-7277
800-522-6752
603-635-2800
Ultimately, the final selection of an appropriate heat sink depends on many factors, such as thermal performance at a given air velocity, spatial volume, mass, attachment method, assembly, and cost.
MPC7448 RISC Microprocessor Hardware Specifications,Rev. 4
Freescale Semiconductor
47
System Design Information
9.7.1Internal Package Conduction Resistance
For the exposed-die packaging technology described in Table5, the intrinsic conduction thermal resistance paths are as follows:
•The die junction-to-case thermal resistance (the case is actually the top of the exposed silicon die)•The die junction-to-board thermal resistance
Figure24 depicts the primary heat transfer path for a package with an attached heat sink mounted to a printed-circuit board.
External ResistanceRadiation
Convection
Heat Sink
Thermal Interface Material
Internal ResistanceDie/PackageDie JunctionPackage/Leads
Printed-Circuit Board
External ResistanceRadiationConvection(Note the internal versus external package resistance.)
Figure24. C4 Package with Heat Sink Mounted to a Printed-Circuit Board
Heat generated on the active side of the chip is conducted through the silicon, through the heat sink attach material (or thermal interface material), and, finally, to the heat sink, where it is removed by forced-air convection.
Because the silicon thermal resistance is quite small, the temperature drop in the silicon may be neglected for a first-order analysis. Thus, the thermal interface material and the heat sink conduction/convective thermal resistances are the dominant terms.
9.7.2Thermal Interface Materials
A thermal interface material is recommended at the package lid-to-heat sink interface to minimize the thermal contact resistance. For those applications where the heat sink is attached by spring clip
mechanism, Figure25 shows the thermal performance of three thin-sheet thermal-interface materials (silicone, graphite/oil, fluoroether oil), a bare joint, and a joint with thermal grease as a function of contact pressure. As shown, the performance of these thermal interface materials improves with increasing contact pressure. The use of thermal grease significantly reduces the interface thermal resistance. That is, the bare joint results in a thermal resistance approximately seven times greater than the thermal grease joint. Often, heat sinks are attached to the package by means of a spring clip to holes in the printed-circuit board (see Figure22). Therefore, synthetic grease offers the best thermal performance due to the low interface pressure and is recommended due to the high power dissipation of the MPC7448. Of course, the selection
MPC7448 RISC Microprocessor Hardware Specifications,Rev. 4
48
Freescale Semiconductor
System Design Information
of any thermal interface material depends on many factors—thermal performance requirements, manufacturability, service temperature, dielectric properties, cost, and so on.
2
Silicone Sheet (0.006 in.)Bare Joint
Fluoroether Oil Sheet (0.007 in.)Graphite/Oil Sheet (0.005 in.)Synthetic Grease
Specific Thermal Resistance (K-in.2/W)1.5
1
0.5
00
10
20
30
40
50
60
70
80
Contact Pressure (psi)
Figure25. Thermal Performance of Select Thermal Interface Material
The board designer can choose between several types of thermal interfaces. Heat sink adhesive materials should be selected based on high conductivity and mechanical strength to meet equipment shock/vibration requirements. There are several commercially available thermal interfaces and adhesive materials provided by the following vendors:
The Bergquist Company18930 West 78th St.Chanhassen, MN 55317
Internet: www.bergquistcompany.comChomerics, Inc.77 Dragon Ct.
Woburn, MA 01801
Internet: www.chomerics.comDow-Corning CorporationCorporate CenterP.O. Box 994.
Midland, MI 48686-0994
Internet: www.dowcorning.com
800-347-4572
781-935-4850
800-248-2481
MPC7448 RISC Microprocessor Hardware Specifications,Rev. 4
Freescale Semiconductor
49
System Design Information
Shin-Etsu MicroSi, Inc.10028 S. 51st St.Phoenix, AZ 85044
Internet: www.microsi.comLaird Technologies - Thermal(formerly Thermagon Inc.)4707 Detroit Ave.Cleveland, OH 44102
Internet: www.lairdtech.com
888-642-7674
888-246-905
The following section provides a heat sink selection example using one of the commercially available heat sinks.
9.7.3Heat Sink Selection Example
For preliminary heat sink sizing, the die-junction temperature can be expressed as follows:
Tj = Ti + Tr + (RθJC + Rθint + Rθsa) × Pd where:
Tj is the die-junction temperature
Ti is the inlet cabinet ambient temperature
Tr is the air temperature rise within the computer cabinetRθJC is the junction-to-case thermal resistance
Rθint is the adhesive or interface material thermal resistanceRθsa is the heat sink base-to-ambient thermal resistancePd is the power dissipated by the device
During operation, the die-junction temperatures (Tj) should be maintained less than the value specified in Table4. The temperature of air cooling the component greatly depends on the ambient inlet air temperature and the air temperature rise within the electronic cabinet. An electronic cabinet inlet-air temperature (Ti) may range from 30 to 40C. The air temperature rise within a cabinet (Tr) may be in the range of 5 to 10C. The thermal resistance of the thermal interface material (Rθint) is typically about 1.1C/W. For example, assuming a Ti of 30C, a Tr of 5C, an HCTE package RθJC= 0.1, and a power consumption (Pd) of 25.6W, the following expression for Tj is obtained:
Die-junction temperature:Tj = 30C + 5C + (0.1C/W + 1.1C/W + θsa) × 25.6
For this example, a Rθsavalue of 1.53 C/W or less is required to maintain the die junction temperature below the maximum value of Table4.
Though the die junction-to-ambient and the heat sink-to-ambient thermal resistances are a common figure-of-merit used for comparing the thermal performance of various microelectronic packaging
technologies, one should exercise caution when only using this metric in determining thermal management because no single parameter can adequately describe three-dimensional heat flow. The final die-junction operating temperature is not only a function of the component-level thermal resistance, but the
system-level design and its operating conditions. In addition to the component's power consumption, a number of factors affect the final operating die-junction temperature—airflow, board population (local heat flux of adjacent components), heat sink efficiency, heat sink attach, heat sink placement, next-level interconnect technology, system air temperature rise, altitude, and so on.
MPC7448 RISC Microprocessor Hardware Specifications,Rev. 4
50
Freescale Semiconductor
System Design Information
Due to the complexity and variety of system-level boundary conditions for today's microelectronic
equipment, the combined effects of the heat transfer mechanisms (radiation, convection, and conduction) may vary widely. For these reasons, we recommend using conjugate heat transfer models for the board as well as system-level designs.
For system thermal modeling, the MPC7448 thermal model is shown in Figure26. Four volumes represent this device. Two of the volumes, solder ball-air and substrate, are modeled using the package outline size of the package. The other two, die and bump-underfill, have the same size as the die. The silicon die should be modeled 8.0×7.3×0.86mm3 with the heat source applied as a uniform source at the bottom of the volume. The bump and underfill layer is modeled as 8.0×7.3×0.07mm3collapsed in the z-direction with a thermal conductivity of 5.0W/(m•K) in the z-direction. The substrate volume is 25×25×1.14mm3 and has 9.9W/(m•K) isotropic conductivity in the xy-plane and 2.95W/(m•K) in the direction of the z-axis. The solder ball and air layer are modeled with the same horizontal dimensions as the substrate and is 0.8mm thick. For the LGA package the solder and air layer is 0.1mm thick, but the material properties are the same. It can also be modeled as a collapsed volume using orthotropic material properties: 0.034W/(m•K) in the xy-plane direction and 11.2W/(m•K) in the direction of the z-axis.
Conductivity
Value
Unit
Die
z
Silicon
Temperature- dependent
W/(m • K)
Bump and Underfill
SubstrateSolder and Air
Side View of Model (Not to Scale)x
W/(m • K)
Substrate
Die (8.0×7.3×0.86mm3)
Bump and Underfill (8.0×7.3×0.07mm3)kz
5.0
Substrate (25 × 25 × 1.14 mm3)kxkykz
9.99.92.95
W/(m • K)
Solder Ball and Air (25 × 25 × 0.8 mm3)kxkykz
0.0340.03411.2
y
W/(m • K)
Die
Top View of Model (Not to Scale)
Figure26. Recommended Thermal Model of MPC7448
MPC7448 RISC Microprocessor Hardware Specifications,Rev. 4
Freescale Semiconductor
51
System Design Information
9.7.4Temperature Diode
The MPC7448 has a temperature diode on the microprocessor that can be used in conjunction with other system temperature monitoring devices (such as Analog Devices, ADT7461™). These devices use the negative temperature coefficient of a diode operated at a constant current to determine the temperature of the microprocessor and its environment. For proper operation, the monitoring device used should auto-calibrate the device by canceling out the VBE variation of each MPC7448’s internal diode.The following are the specifications of the MPC7448 on-board temperature diode:Vf > 0.40 V Vf < 0.90 V
Operating range 2–300 μA
Diode leakage < 10 nA @ 125°C
Ideality factor over 5–150 μA at 60°C: n=1.0275± 0.9%
Ideality factor is defined as the deviation from the ideal diode equation:
qVf___nKT– Ifw = Is e 1
Another useful equation is:
KT IH
VH – VL = n __ln __ – 1
qILWhere:
Ifw = Forward current
Is = Saturation currentVd = Voltage at diode
Vf = Voltage forward biased
VH = Diode voltage while IH is flowingVL = Diode voltage while IL is flowingIH = Larger diode bias currentIL = Smaller diode bias current
q = Charge of electron (1.6 x 10 –19 C)n = Ideality factor (normally 1.0)
K = Boltzman’s constant (1.38 x 10–23 Joules/K)T = Temperature (Kelvins)
The ratio of IH to IL is usually selected to be 10:1. The previous equation simplifies to the following: VH – VL = 1.986 × 10–4 × nT
MPC7448 RISC Microprocessor Hardware Specifications,Rev. 4
52
Freescale Semiconductor
System Design Information
Solving for T, the equation becomes:
nT =
VH – VL
__________
1.986 × 10–4
9.7.5Dynamic Frequency Switching (DFS)
The DFS feature in the MPC7448 adds the ability to divide the processor-to-system bus ratio by two or four during normal functional operation. Divide-by-two mode is enabled by setting the HID1[DFS2] bit in software or by asserting the DFS2 pin via hardware. The MPC7448 can be returned for full speed by clearing HID1[DFS2] or negating DFS2. Similarly, divide-by-four mode is enabled by setting HID1[DFS4] in software or by asserting the DFS4 pin. In all cases, the frequency change occurs in 1 clock cycle and no idle waiting period is required to switch between modes. Note that asserting either DFS2 or DFS4 overrides software control of DFS, and that asserting both DFS2 and DFS4 disables DFS completely, including software control. Additional information regarding DFS can be found in the MPC7450 RISC Microprocessor Family Reference Manual. Note that minimum core frequency requirements must be observed when enabling DFS, and the resulting core frequency must meet the requirements for fcore_DFS given in Table8.
9.7.5.1Power Consumption with DFS Enabled
Power consumption with DFS enabled can be approximated using the following formula:fDFS
PDFS =___(P–PDS) + PDS
fWhere:
PDFS = Power consumption with DFS enabledfDFS = Core frequency with DFS enabledf = Core frequency prior to enabling DFS
P = Power consumption prior to enabling DFS (see Table7)PDS = Deep sleep mode power consumption (see Table7)
The above is an approximation only. Power consumption with DFS enabled is not tested or guaranteed.
9.7.5.2Bus-to-Core Multiplier Constraints with DFS
DFS is not available for all bus-to-core multipliers as configured by PLL_CFG[0:5] during hard reset. The complete listing is shown in Table16. Shaded cells represent DFS modes that are not available for a particular PLL_CFG[0:5] setting. Should software or hardware attempt to transition to a multiplier that is not supported, the device will remain at its current multiplier. For example, if a transition from
DFS-disabled to an unsupported divide-by-2 or divide-by-4 setting is attempted, the bus-to-core multiplier will remain at the setting configured by the PLL_CFG[0:5] pins. In the case of an attempted transition from a supported divide-by-2 mode to an unsupported divide-by-4 mode, the device will remain in divide-by-2 mode. In all cases, the HID1[PC0-5] bits will correctly reflect the current bus-to-core frequency multiplier.
MPC7448 RISC Microprocessor Hardware Specifications,Rev. 4
Freescale Semiconductor
53
System Design Information
Table16. Valid Divide Ratio Configurations
DFS mode disabled
Bus-to-Core Multiplier
Configured by
HID1[PC0-5] 3
PLL_CFG[0:5](see Table12)
2x 43x 44x 4 5x5.5x 6x6.5x7x7.5x8x8.5x9x9.5x10x10.5x11x11.5x12x12.5x13x13.5x14x15x16x17x18x20x21x
010000100000101000101100100100110100010100001000000100110000011000011110011100101010100010100110000000101110111110010110111000110010000110110110000010001010001110010010
DFS divide-by-2 mode enabled(HID1[DFS2] = 1 or DFS2=0)
DFS divide-by-4 mode enabled(HID1[DFS4] = 1 or DFS4=0)Bus-to-Core
Multiplier HID1[PC0-5] 3
Bus-to-Core Multiplier N/A (unchanged) 1N/A (unchanged) 1
2x 42.5x 42.75x 43x 43.25x 43.5x 43.75x 44x 44.25x 44.5x 44.75x 45x5.25x5.5x5.75x6x6.25x6.5x6.757x7.5x8x8.5x9x10x10.5x
HID1[PC0-5] 3
unchanged 1unchanged 1010000010101 110101 2100000 100000 2110101 110101 2101000 4101000 2
N/A (unchanged) 1N/A (unchanged) 1N/A (unchanged) 1N/A (unchanged) 1N/A (unchanged) 1N/A (unchanged) 1N/A (unchanged) 1N/A (unchanged) 1N/A (unchanged) 1
2x 4
N/A (unchanged) 1
unchanged 1unchanged 1 unchanged 1 unchanged 1unchanged 1unchanged 1unchanged 1unchanged 1unchanged 1010000unchanged 1
4011101 2.25x 010000 2
011101 2101100101100 2100100100100 2110100110100 2010100010100 2001000000100110000011000011110101010100010
N/A (unchanged) 1
2.5x 4
N/A (unchanged) 1
2.75x 4
N/A (unchanged) 1
3x 4
N/A (unchanged) 1
3.25x 4
N/A (unchanged) 1
3.5x 43.75x 44x 44.25x 44.5x 45x5.25x
unchanged 1010101unchanged 1010101 2unchanged 1100000unchanged 1100000 2unchanged 1110101110101 2101000101000 2011101101100101100 2
MPC7448 RISC Microprocessor Hardware Specifications,Rev. 4
54
Freescale Semiconductor
Document Revision History
Table16. Valid Divide Ratio Configurations (continued)
DFS mode disabled
Bus-to-Core Multiplier
Configured by
HID1[PC0-5] 3
PLL_CFG[0:5](see Table12)
24x28x
011010111010
DFS divide-by-2 mode enabled(HID1[DFS2] = 1 or DFS2=0)
DFS divide-by-4 mode enabled(HID1[DFS4] = 1 or DFS4=0)Bus-to-Core
Multiplier HID1[PC0-5] 3
Bus-to-Core Multiplier
12x14x
HID1[PC0-5] 3
101110110010
6x7x
110100001000
Notes:
1.DFS mode is not supported for this combination of DFS mode and PLL_CFG[0:5] setting. As a result, the processor will ignore these settings and remain at the previous multiplier, as reflected by the HID1[PC0-PC5] bits.
2.Though supported by the MPC7448 clock circuitry, multipliers of n.25x and n.75x cannot be expressed as valid PLL configuration codes. As a result, the values displayed in HID1[PC0-PC5] are rounded down to the nearest valid PLL configuration code. However, the actual bus-to-core multiplier is as stated in this table.
3.Note that in the HID1 register of the MPC7448, the PC0, PC1, PC2, PC3, PC4, and PC5 bits are bits 15, 16, 17, 18, 19, and 14 (respectively). See the MPC7450 RISC Microprocessor Reference Manual for more information.
4.Special considerations regarding snooped transactions must be observed for bus-to-core multipliers less than 5x. See the MPC7450 RISC Microprocessor Reference Manual for more information.
9.7.5.3Minimum Core Frequency Requirements with DFS
In many systems, enabling DFS can result in very low processor core frequencies. However, care must be taken to ensure that the resulting processor core frequency is within the limits specified in Table8. Proper operation of the device is not guaranteed at core frequencies below the specified minimum fcore.
10Document Revision History
Table17 provides a revision history for this hardware specification.
Table17. Document Revision History
Revision
43
Date
Substantive Change(s)
3/2007Table19: Added 800 MHz processor frequency.
10/2006Section9.7, “Power and Thermal Management Information”: Updated contact information.
Table18, Table20, and Table19: Added Revision D PVR.
Table19: Added 600 processor frequency, additional product codes, date codes for 1400 processor frequency, and footnotes 1 and 2.
Table20: Added PPC product code and footnote 1.
Table19 and Table20: Added Revision D information for 1267 processor frequency.
MPC7448 RISC Microprocessor Hardware Specifications,Rev. 4
Freescale Semiconductor
55
Document Revision History
Table17. Document Revision History (continued)
Revision
2
Date
Substantive Change(s)
Table6: Added separate input leakage specification for BVSEL0, LSSD_MODE, TCK, TDI, TMS, TRST signals to correctly indicate leakage current for signals with internal pull-up resistors.
Section 5.1: Added paragraph preceding Table7 and edited notes in Table7 to clarify core frequencies at which power consumption is measured.
Section5.3: Removed voltage derating specifications; this feature has been made redundant by new device offerings and is no longer supported.
Changed names of “Typical–Nominal” and “Typical–Thermal” power consumption parameters to “Typical” and “Thermal”, respectively. (Name change only–no specifications were changed.)
Table11: Revised Notes 16, 18, and 19 to reflect current recommendations for connection of SENSE pins.Section9.3: Added paragraph explaining connection recommendations for SENSE pins. (See also Table 11 entry above.)
Table19: Updated table to reflect changes in specifications for MC7448xxnnnnNC devices.Table9: Changed all instances of TT[0:3] to TT[0:4]
Removed mention of these input signals from output valid times and output hold times: •AACK, CKSTP_IN, DT[0:3]
Figure17: Modified diagram slightly to correctly show constraint on SYSCLK ramping is related to VDD voltage, not AVDD voltage. (Diagram clarification only; no change in power sequencing requirements.)Added Table20 to reflect introduction of extended temperature devices and associated hardware specification addendum.
Added 1600 MHz, 1420 MHz, and 1000 MHz devicesSection4: corrected die size
Table 2: Revised Note 4 to consider overshoot/undershoot and combined with Note 5.
Table 4: Revised operating voltage for 1700 MHz device from ± 50 mV to +20 mV / –50 mV.Table 7: Updated and expanded table to include Typical – Nominal power consumption.
Table 11: Added voltage derating information for 1700 MHz devices; this feature is not supported at this time for other speed grades.
Added transient specifications for VDD power supply in Section 9.2.3, added Table 15 and Figure19 and renumbered subsequent tables and figures.
Moved Decoupling Recommendations from Section 9.4 to Section 9.2.4 and renumbered subsequent sections.
Section 9.2.1: Revised power sequencing requirements.
Section 9.7.4: Added thermal diode ideality factor information (previously TBD).
Table 17: Expanded table to show HID1 register values when DFS modes are enabled.Section11.2: updated to include additional N-spec device speed grades
Tables18 and 19: corrected PVR values and added “MC” product code prefixInitial public release.
1
0
MPC7448 RISC Microprocessor Hardware Specifications,Rev. 4
56
Freescale Semiconductor
Part Numbering and Marking
11Part Numbering and Marking
Ordering information for the part numbers fully covered by this specification document is provided in Section11.1, “Part Numbers Fully Addressed by This Document.” Note that the individual part numbers correspond to a maximum processor core frequency. For available frequencies, contact a local Freescale sales office. In addition to the processor frequency, the part numbering scheme also includes an application modifier that may specify special application conditions. An optional specification modifier may also apply for parts to indicate a specific change in specifications, such as support for an extended temperature range. Finally, each part number contains a revision level code that refers to the die mask revision number. Section11.2, “Part Numbers Not Fully Addressed by This Document,” lists the part numbers that do not fully conform to the specifications of this document. These special part numbers require an additional document called a hardware specification addendum.
11.1Part Numbers Fully Addressed by This Document
Table18 provides the Freescale part numbering nomenclature for the MPC7448 part numbers fully addressed by this document. For information regarding other MPC7448 part numbers, see Section11.2, “Part Numbers Not Fully Addressed by This Document.”
Table18. Part Numbering Nomenclature
xxProduct CodeMCPPC 1
7448
Part Identifier7448
xxPackageHX=HCTEBGAVS=RoHSLGAVU=RoHSBGA
nnnnProcessor Frequency1700160014201000
L
ApplicationModifierL:1.3 V +20/–50 mV
0 to105 °CL:1.25 V ± 50 mV
0 to105 °CL:1.2 V ± 50 mV
0 to105 °CL:1.15 V ± 50 mV
0 to105 °C
xRevision Level
C:2.1; PVR=0x8004_0201D:2.2; PVR=0x8004_0202
Notes:
1.The P prefix in a Freescale part number designates a “Pilot Production Prototype” as defined by Freescale SOP 3-13. These parts have only preliminary reliability and characterization data. Before pilot production prototypes may be shipped, written authorization from the customer must be on file in the applicable sales office acknowledging the qualification status and the fact that product changes may still occur as pilot production prototypes are shipped.
MPC7448 RISC Microprocessor Hardware Specifications,Rev. 4
Freescale Semiconductor
57
Part Numbering and Marking
11.2Part Numbers Not Fully Addressed by This Document
Parts with application modifiers or revision levels not fully addressed in this specification document are described in separate hardware specification addenda which supplement and supersede this document. As such parts are released, these specifications will be listed in this section.
Table19. Part Numbers Addressed by MC7448xxnnnnNx Series Hardware Specification Addendum
(Document Order No. MPC7448ECS01AD)
xxProduct CodeMC
7448
Part Identifier7448
xxPackageHX=HCTEBGAVS=RoHSLGAVU=RoHSBGA
nnnnProcessor Frequency1400
N
Application Modifier
xRevision Level
N:1.15 V ± 50 mV C:2.1; PVR=0x8004_0201
0 to105 °CD:2.2; PVR=0x8004_0202
2(date code 0613 and later) N:1.1 V ± 50 mV
0 to105 °C
(date code 0612 and prior) 2
MCPPC1MCPPC1MCPPC1MCPPC1MCPPC1
1400
1267N:1.1 V ± 50 mV Revision C only0 to105 °C1267N:1.05 V ± 50 mV Revision D only0 to105 °C
12501000
867800667600
N:1.1 V ± 50 mV
0 to105 °CN:1.0 V ± 50 mV
0 to105 °C
Notes:
1.The P prefix in a Freescale part number designates a “Pilot Production Prototype” as defined by Freescale SOP 3-13. These parts have only preliminary reliability and characterization data. Before pilot production prototypes can be shipped, written authorization from the customer must be on file in the applicable sales office acknowledging the qualification status and the fact that product changes may still occur as pilot production prototypes are shipped.
2.Core voltage for 1400MHz devices currently in production (date code of 0613 and later) is 1.15V±50mV; all such devices have the MC product code. The 1400MHz devices with date code of 0612 and prior specified core voltage of 1.1V±50mV; this includes all 1400MHz devices with the PPC product code. See Section11.3, “Part Marking,” for information on part marking.
MPC7448 RISC Microprocessor Hardware Specifications,Rev. 4
58
Freescale Semiconductor
Part Numbering and Marking
Table20. Part Numbers Addressed by MC7448TxxnnnnNx Series Hardware Specification Addendum
(Document Order No. MPC7448ECS02AD)
xx7448T
Specification Modifier
xxPackage
nnnnProcessor Frequency1400
N
Application ModifierN:1.15 V ± 50 mV
–40 to 105 °C
xRevision LevelC:2.1; PVR=0x8004_0201D:2.2; PVR=0x8004_0202
Product Part CodeIdentifierMCPPC1
7448
T=Extended HX=HCTEBGATemperature Device
1267N:1.1 V ± 50 mV Revision C only–40 to 105 °C1267N:1.05 V ± 50 mV Revision D only–40 to 105 °C
1000
N:1.0 V ± 50 mV
–40 to 105 °C
Notes:
1.The P prefix in a Freescale part number designates a “Pilot Production Prototype” as defined by Freescale SOP 3-13.
These parts have only preliminary reliability and characterization data. Before pilot production prototypes can be shipped, written authorization from the customer must be on file in the applicable sales office acknowledging the qualification status and the fact that product changes may still occur as pilot production prototypes are shipped.
11.3Part Marking
Parts are marked as the example shown in Figure27.
xx7448xxnnnnNxAWLYYWWMMMMMMYWWLAZ
7448BGA/LGA
Notes:
AWLYYWW is the test code, where YYWW is the date code (YY = year, WW = work week)MMMMMM is the M00 (mask) number.
YWWLAZ is the assembly traceability code.
Figure27. Part Marking for BGA and LGA Device
MPC7448 RISC Microprocessor Hardware Specifications,Rev. 4
Freescale Semiconductor
59
How to Reach Us:Home Page:
www.freescale.com email:
support@freescale.com
USA/Europe or Locations Not Listed: Freescale Semiconductor
Technical Information Center, CH3701300 N. Alma School Road Chandler, Arizona 85224 1-800-521-6274480-768-2130
support@freescale.com
Europe, Middle East, and Africa:
Freescale Halbleiter Deutschland GmbHTechnical Information CenterSchatzbogen 7
81829 Muenchen, Germany+44 1296 380 456 (English) +46 8 52200080 (English)+49 89 92103 559 (German)+33 1 69 35 48 48 (French) support@freescale.com
Japan:
Freescale Semiconductor Japan Ltd. HeadquartersARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064, Japan 0120 191014+81 3 5437 9125
support.japan@freescale.com
Asia/Pacific:
Freescale Semiconductor Hong Kong Ltd. Technical Information Center2 Dai King Street
Tai Po Industrial Estate, Tai Po, N.T., Hong Kong +800 2666 8080
support.asia@freescale.comFor Literature Requests Only:Freescale Semiconductor
Literature Distribution Center P.O. Box 5405
Denver, Colorado 80217 1-800-441-2447303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com
Document Number:MPC7448ECRev. 43/2007
Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.
Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. The described product is a PowerPC microprocessor. The PowerPC name is a trademark of IBM Corp. and is used under license. IEEE Stds. 1149.1™ and 754™ are
trademarks of the Institute of Electrical and Electronics Engineers, Inc., (IEEE). This product is not endosed or approved by the IEEE. All other product or service names are the property of their respective owners.
© Freescale Semiconductor, Inc., 2005, 2007.
因篇幅问题不能全部显示，请点此查看更多更全内容